



**Series PMC-SLX150**  
**Spartan 6 Based FPGA**  
**PMC Module**

**Getting Started with the PMC-SLX**  
**Engineering Design Kit**

**ACROMAG INCORPORATED**  
30765 South Wixom Road  
P.O. BOX 437  
Wixom, MI 48393-7037 U.S.A.  
Tel: (248) 624-1541  
Fax: (248) 624-9234

Copyright 2013, Acromag, Inc., Printed in the USA.  
Data and specifications are subject to change without notice.

8500-924-B13C012

# Table of Contents

---

<b>GETTING STARTED</b> .....	<b>2</b>
<b>Installing the Board and Device Drivers</b> .....	<b>2</b>
<b>Starting a New Xilinx Project</b> .....	<b>3</b>
<b>Modifying the Provided VHDL Code</b> .....	<b>7</b>
Example Change .....	8
<b>Simulating the Example Design Using ISIM</b> .....	<b>12</b>
<b>Generating a Programming “MCS” File</b> .....	<b>18</b>
<b>Differences in VHDL between the XMC-SLX150 and the XMC-SLX150-1M</b> .....	<b>25</b>
<b>Xilinx ISE 13.2 Compiler Warnings</b> .....	<b>26</b>

---

All trademarks are the property of their respective owners.

You must consider the possible negative effects of power, wiring, component, sensor, or software failure in the design of any type of control or monitoring system. This is very important where property loss or human life is involved. It is important that you perform satisfactory overall system design and it is agreed between you and Acromag, that this is your responsibility.

## Getting Started

---

The purpose of this document is to provide basic instructions on using the “PMC-SLX Engineering Design Kit” with the PMC-SLX Boards. It will focus on programming the FPGA of the PMC-SLX150 using VHDL, but can be easily modified to use with any model of the SLX line. This document also shows how to use the supplied DLL files with a MFC application. It is assumed that the user has a working knowledge of Xilinx, VHDL and Visual C++. Note that this document assumes Windows is used as the operating systems. Linux users can follow the same general procedure but be aware that differences exist that are not noted in this document.

There are small differences in the VHDL between the PMC-SLX150(E) and the PMC-SLX150(E)-1M models due to differences in the SRAM size. Refer to the appendix at the end of this manual for further information on the VHDL differences.

### Installing the Board and Device Drivers

For first time users, turn off your computer, and unplug the power cord. Before touching either board, make sure to discharge all static electricity. Then attach the SLX150 to your carrier. Insert the carrier into an empty slot in your computer. When restarting your computer, you will be prompted to insert a CD with the drivers on it. At this point, insert the PCISW-API-WIN CD (software product sold separately from this EDK) into your CD-ROM drive. When the plug and play installation has completed, follow the steps to install the additional PCISW-API-WIN software on your computer. When finished, insert the CD titled **PMC-SLX Engineering Design Kit** and copy the **SLX150** folder to your computer.


Before you start, familiarize yourself with the **PMC-SLX User’s Manual** included on the EDK CD and the **PCISLX Driver Function Reference** included on the PCI Win32 Driver Software CD. The user’s manual gives the memory addresses of all the registers, and their purposes. The function reference gives information on how to use the DLL file in C/C++, Visual Basic, and LabView (we will be focusing only on using the C/C++ demo program).

A readme.txt file is included on the EDK CD. This file contains detailed information on the contents of the CD including a description of the contents of the VHDL files. Read this file prior to reading this manual.


**This manual assumes that Xilinx ISE Version 13.2 is used. Note that earlier versions are not supported and later versions may have alternate procedures. Also note that VHDL line numbers in this manual may not match the line numbers of the files provided in the EDK due to revisions.**

## Starting a New Xilinx Project

1. Make a new directory on your computer and call it **XC6SLX150**.
2. From the **XC6SLX150** folder, copy the all the vhd files in into the new **XC6SLX150** folder. Then from the **XC6SLX150** folder copy the **SLX150.ucf** file to the XC6SLX150 folder. Note that all of the files are shown in the adjacent figure.
3. Start Xilinx's Project Navigator from your start menu. **Xilinx ISE Design Suite 13.2 → ISE Design Tools → Project Navigator**
4. Open a new project by selecting **File → New Project**



5. In the **Project Name** field, type **SLX150**. In the **Location** field type the path name where to find the XC6SLX150 folder. Make sure the **Top-Level Module Type** field is **HDL**, and click **Next**.




6. Enter the following information if using the SLX150. Then click **Next** and then **Finish**.

Family: Spartan6

Device: XC6SLX150


Package: FGG676

Speed: -3




7. We will next add the files we copied from the CD. Follow these steps:


- a. Select **Project->Add Source**.
- b. Select the .ucf and all the .vhd files
- c. Click the **Open** button.
- d. The association for all files should be *All* for the .vhd files and *Implement* for the .ucf files. There are a total of 6 .vhd files and one .ucf file.
- e. Click the **OK** button.



8. In the **Heirarchy Window**, click on **XC6SLX150\_arch (XC6SLX150.vhd)** to highlight it.



9. In the **Processes Window**, click on **Generate Programming File** so it is also highlighted.




10. Click on **Process** from the menu bar, and click on **Properties**.




- Click on the **Startup Options** tab and verify the following options are selected:

FPGA Start-up Clock:	<b>CCLK</b>
Enable Internal Done Pipe:	<b>Not Checked</b>
Done	<b>6</b>
Enable Outputs:	<b>5</b>
Release Write Enable:	<b>5</b>
Wait for DCM and PLL Lock:	<b>NoWait</b>
Drive Done Pin High:	<b>Checked</b>

*Note that if not all properties are shown change the Property display level from Standard to Advanced.*



- Click on the **Configuration Options** tab. Verify that all options are set to default as shown in the screen shot to the right.



- Click **OK**.

## Modifying the Provided VHDL Code

To revise or add to the provided VHDL code, begin by double clicking on the **XC6SLX150-XC6SLX150\_arch (XC6SLX150.vhd)** file located in the **Hierarchy** window. This will open the VHDL file for editing.

Additional components and signals may be added between the current definitions at line 288.

```

285  -- Temperature Sensor Signals -----
286  signal TEMP_Sen_Strobe : STD_LOGIC;
287  signal TEMP_DATA: STD_LOGIC_VECTOR(12 downto 0);
288
289  component DP_SRAM
290
291  port(
292
293  --Global signal -----
294      CLK: in STD_LOGIC;
295      RESET: in STD_LOGIC;
296

```

After the **begin** keyword (line 491) additional instantiations for components may be added

```

485      TEMP_SDO : in STD_LOGIC -- SPI Data Input.
486
487      );
488  end component;
489
490  -----
491  begin
492
493      SRR_INTn <= SR_INTn or SR3_INTn;
494      SRR_COLn <= SR_COLn or SR3_COLn;
495
496      SR3_CE1 <= '1';
497      SR1_CE1 <= '1';
498

```

For simplicity we suggest starting by adding to or revising the provided VHDL code that is associated with the front I/O. To use the front I/O, begin by double clicking on the **AXM\_Module-AXM\_D\_arch (AXM\_D.vhd)** file located in the **Hierarchy** window. This will open the VHDL file for editing. To use the rear I/O, begin by double clicking on the **Rear\_IO-RearLVDS\_arch (RearLVDS.vhd)** file located in the **Hierarchy** window. This will likewise open the VHDL file associated with the rear I/O for editing



### Example Change

Below is a simple example of some VHDL that could be used to control five of the SLX150's Front I/O differential channels (via the AXM-D02 or AXM-D04). It is included to show how the code supplied with the Engineering Design Kit can be modified for personal use.

1. Open **XC6SLX150.vhd** and scroll down to around **line 205**. Add the line of code and accompanying comments as indicated by the box to the right. This creates a new address strobe for our counter. It will be located in register 0x8020.

```

200 signal Int_Polarity_Adr : STD_LOGIC; --0x801C
201
202 --Here we add the decode signal for the
203 --new counter address that we are going to send
204 --to the AXM
205 signal Counter_Adr : STD_LOGIC; --0x8020
206
207 --Rear J4 Connector Address Decode Signals
    
```

2. Around **line 388** insert these two lines of code to the declaration of the AXM\_D component. We will soon be changing the AXM\_D.vhd file to match this declaration.

```

386 Int_StatClear_Stb0: in STD_LOGIC;-- Interrupt Status/Clear Reg Write
387
388 --Our address strobe for the counter
389 Counter_Adr : in STD_LOGIC;
390
391 IO_DIGITAL: inout STD_LOGIC_VECTOR(15 downto 0); -- Front Digital I/
    
```

3. Add the following around **line 765** our mapping of the Counter\_Adr strobe to the AXM\_D instantiation. Now the AXM\_D component will receive all the information it needs for the design.

```

763 Int_Polarity_Adr => Int_Polarity_Adr,
764
765 --Our address strobe
766 Counter_Adr=> Counter_Adr,
767
768 --Write Stobes
    
```

4. We will now replace a previously unused memory address. **Uncomment line 928 and 929** and replace the "NU" with **Counter\_Adr**. This will be the location in memory to access the counter.

```

886 LA(3) and LA(2) and Base_Address; --0x801C
887 -- NU <= not LA(8) and not LA(7) and not LA(6) and LA(5) and not LA(4) and
888 -- not LA(3) and not LA(2) and Base_Address; --0x8020
889 -- NU <= not LA(8) and not LA(7) and not LA(6) and LA(5) and not LA(4) and
890 -- not LA(3) and LA(2) and Base_Address; --0x8024
    
```

↓

```

Counter_Adr <= not LA(8) and not LA(7) and not LA(6) and LA(5) and not LA(4) and
not LA(3) and not LA(2) and Base_Address; --0x8020
-- NU <= not LA(8) and not LA(7) and not LA(6) and LA(5) and not LA(4) and
    
```

5. To **line 992** add the code in the red box. This is added to strobe the AXM (where the rest of the counter code will be located) when the Counter\_Adr has received a read or write command.

```

990
991 AXM_Strobe <= DiffReg31to0_Adr or DigReg1Sto0_Adr or DiffDirReg_Adr or DigDirReg_Adr or
992 Int_Enable_Adr or Int_Type_Adr or Int_Polarity_Adr or Counter_Adr;
993
    
```

We are finished editing the XC5VLX110T.vhd file and will now be **editing the AXM\_D.vhd** file.

6. After opening **AXM\_D.vhd**, scroll down to **line 31** and add the Counter\_Adr port. This is how the counter will be receiving the address strobe from the main vhd code.

```

29 Int_Polarity_Adr: in STD_LOGIC; -- Interru
30
31 -- The Counter Register's Address Strobe
32 Counter_Adr : in STD_LOGIC;
33
34 Int_StatClear_Stb0: in STD_LOGIC;-- Interru
    
```

7. To **line 64** add the write strobe for the counter. This will pulse when a write command is issued the counter address.

```

62 signal Int_Polarity_Stb0: STD_LOGIC;
63
64 -- The Write Strobe signal for the Counter
65 signal Counter_Stb : STD_LOGIC;
66
67 -- Register Signals -----
    
```

8. At **line 78** add the signals (registers) that the counter will be using. **Counter\_EN** will enable the counter, **Counter\_Inc** will determine if the counter is incrementing or not, and **Counter\_Reg** is the binary counter.

```

76 signal IOA: STD_LOGIC_VECTOR (7 downto 0);
77
78 -- The Counter's Signals
79 -- Enable the counter for use
80 signal Counter_EN : STD_LOGIC;
81 -- Increment the Counter by one
82 signal Counter_Inc : STD_LOGIC;
83 -- The Counter's Register
84 signal Counter_Reg : STD_LOGIC_Vector (3 downto 0);
85
86 -- I/O component for detection of Change of State Ir
    
```

9. At around **line 231** we will insert the counter's write strobe. This will pulse **Counter\_Stb** when there is a write command to the **Counter\_Adr**.

```

232 -- The Counter Register's Write Strokes
233 process (CLK)
234 begin
235     if (CLK'event and CLK = '1') then
236         Counter_Stb <= Counter_Adr and not ADS_n and
237             not LBEO_n and LW_R_n;
238     end if;
239 end process;
240
241 --Interrupt Registers Write Strokes
    
```

10. At **line 350** there is the process statement to control the Differential Direction Control Register. Add the red code to cause channels 0-3 to become outputs when there is a write to the counter address, and make sure that channel 4 is an input to handle the increment line.

```
--Front I/O Differential Direction Control Register 0x8008
process (CLK, RESET)
begin
  if (RESET = '1') then
    DiffDir_Reg(7 downto 0) <= "00000000";
  elsif (CLK'event and CLK = '1') then
    if (DiffDirReg_Stb0 = '1') then
      DiffDir_Reg(7 downto 0) <= LD(7 downto 0);
      -- If there is a Counter_Stb pre-config the direction
      -- to channel 4 as an input and channels 3-0 as outputs
      elsif (Counter_Stb = '1') then
        DiffDir_Reg(7 downto 0) <= "00001111";
      else
        DiffDir_Reg(7 downto 0) <= DiffDir_Reg(7 downto 0);
      end if;
    end if;
  end process;
```

11. Add this process statement at **line 434** to handle the enable for the counter. Notice that **Counter\_EN** receives its information from the local data bus (LD) bit-5.

```
435 -- Counter_EN Register 0x8020 bit 5
436 -- Turns on the functionality of the Counter
437 process (CLK, RESET)
438 begin
439   if (RESET = '1') then
440     Counter_EN <= '0';
441   elsif (CLK'event and CLK = '1') then
442     if (Counter_Stb = '1') then
443       Counter_EN <= LD(5);
444     else
445       Counter_EN <= Counter_EN;
446     end if;
447   end if;
448 end process;
```

12. Add this process statement at **line 449** to handle the external increment line for the counter. Notice that the **Counter\_Inc** receives its information from channel 4. The counter is stopped and started using this input line.

```
450 -- Counter_Inc determine when to load the counter
451 -- Register 0x8020 bit 4
452 process (CLK, RESET)
453 begin
454   if (RESET = '1') then
455     Counter_Inc <= '0';
456   elsif (CLK'event and CLK = '1') then
457     if (Counter_EN = '1') then
458       Counter_Inc <= IO_DIGITAL(4);
459     else
460       Counter_Inc <= Counter_Inc;
461     end if;
462   end if;
463 end process;
```

13. Add this process statement at **line 464** to handle the counter. When the counter is enabled, it will check the Counter\_Inc line to see if it has a positive logic equivalence of '1' every positive clock edge. If it does then the counter will be incremented.

```
465 -- Counter_Reg determine when to increment the counter
466 process (CLK, RESET)
467 begin
468   if (RESET = '1') then
469     Counter_Reg <= "0000";
470   elsif (CLK'event and CLK = '1') then
471     if (Counter_EN = '1' and Counter_Inc = '1') then
472       Counter_Reg <= Counter_Reg + 1;
473     else
474       Counter_Reg <= Counter_Reg;
475     end if;
476   end if;
477 end process;
```

14. Add the following lines of red code to the **READ\_DATA MUX**. This will allow the read and write commands to access the counter address at 8020H.

Bits 3-0 will hold the four bits of the counter, bit 4 will hold the increment line, and bit 5 will hold the enable.

```


535 READ_DATA(0) <=
536     (Counter_Reg(0) and Counter_Adr) or
537     (IO_DIFF(0) and DiffReg31to0_Adr) or
538     (IO_DIGITAL(0) and DigReg15to0_Adr) or
539     (DiffDir_Reg(0) and DiffDirReg_Adr) or
540     (DigDir_Reg(0) and DigDirReg_Adr) or
541
542     (IntEnA_Reg(0) and Int_Enable_Adr) or
543     (IntTypA_Reg(0) and Int_Type_Adr) or
544     (IntPolA_Reg(0) and Int_Polarity_Adr);
545
546
547 READ_DATA(1) <=
548     (Counter_Reg(1) and Counter_Adr) or
549     (IO_DIFF(1) and DiffReg31to0_Adr) or
550     (IO_DIGITAL(1) and DigReg15to0_Adr) or
551     (DiffDir_Reg(1) and DiffDirReg_Adr) or
552     (DigDir_Reg(1) and DigDirReg_Adr) or
553
554     (IntEnA_Reg(1) and Int_Enable_Adr) or
555     (IntTypA_Reg(1) and Int_Type_Adr) or
556     (IntPolA_Reg(1) and Int_Polarity_Adr);
559 READ_DATA(2) <=
560     (Counter_Reg(2) and Counter_Adr) or
561     (IO_DIFF(2) and DiffReg31to0_Adr) or
562     (IO_DIGITAL(2) and DigReg15to0_Adr) or
563     (DiffDir_Reg(2) and DiffDirReg_Adr) or
564     (DigDir_Reg(2) and DigDirReg_Adr) or
565
566     (IntEnA_Reg(2) and Int_Enable_Adr) or
567     (IntTypA_Reg(2) and Int_Type_Adr) or
568     (IntPolA_Reg(2) and Int_Polarity_Adr);
569
570
571 READ_DATA(3) <=
572     (Counter_Reg(3) and Counter_Adr) or
573     (IO_DIFF(3) and DiffReg31to0_Adr) or
574     (IO_DIGITAL(3) and DigReg15to0_Adr) or
575     (DiffDir_Reg(3) and DiffDirReg_Adr) or
576     (DigDir_Reg(3) and DigDirReg_Adr) or
577
578     (IntEnA_Reg(3) and Int_Enable_Adr) or
579     (IntTypA_Reg(3) and Int_Type_Adr) or
580     (IntPolA_Reg(3) and Int_Polarity_Adr);
583 READ_DATA(4) <=
584     (Counter_Inc and Counter_Adr) or
585     (IO_DIFF(4) and DiffReg31to0_Adr) or
586     (IO_DIGITAL(4) and DigReg15to0_Adr) or
587     (DiffDir_Reg(4) and DiffDirReg_Adr) or
588     (DigDir_Reg(4) and DigDirReg_Adr) or
589
590     (IntEnA_Reg(4) and Int_Enable_Adr) or
591     (IntTypA_Reg(4) and Int_Type_Adr) or
592     (IntPolA_Reg(4) and Int_Polarity_Adr);
593
594 READ_DATA(5) <=
595     (Counter_EN and Counter_Adr) or
596     (IO_DIFF(5) and DiffReg31to0_Adr) or
597     (IO_DIGITAL(5) and DigReg15to0_Adr) or
598     (DiffDir_Reg(5) and DiffDirReg_Adr) or
599     (DigDir_Reg(5) and DigDirReg_Adr) or
600
601     (IntEnA_Reg(5) and Int_Enable_Adr) or
602     (IntTypA_Reg(5) and Int_Type_Adr) or
603     (IntPolA_Reg(5) and Int_Polarity_Adr);

```


## Simulating the Example Design Using ISIM

Xilinx ISE Design Suite provides an ISim simulator as a means to simulate designs. This tutorial will take you through the procedure for simulating the example design, reading and writing to the Dual-Port SRAM. We use a Dual-Port SRAM VHDL model provided by the Free Model Foundry.

1. Make a new folder in the the previously created XC6SLX150 directory and call it **Simulation**.
2. From the Simulation folder, copy the .vhd file and the .wcfg file into the new Simulation folder.
3. To obtain the DP-SRAM model go to <http://www.freemodelfoundry.com/ram.php> and download **idt70t3519.vhd**. Save it in the Simulation folder.
4. To get the library files for the model, go to <http://www.freemodelfoundry.com/packages.php> and download **conversions.vhd** and **gen\_utils.vhd**. Save them both in the Simulation folder. The Simulation folder should now contain all of the files shown in the adjacent screenshot.




5. For simulation with the DP-SRAM model we must create an empty file and call it **none** inside the SLX150 folder as shown in the screen shot to the right (This can not be a text file. No .txt extention.)




6. Next we will add the files needed for simulation to the previously created project. Follow these steps:

- a. Select **Project** → **Add Source**.
- b. Select the .vhd files from the Simulation folder.
- c. Click Open.
- d. The association for all four files should be *Simulation*.
- e. Click the drop-down menu for Library to select *New VHDL Library*. The New VHDL Library window will open.
- f. Create the new library in the SLX150 folder and name it **FMF** as shown in the adjacent screenshot.




- g. Back in the Adding Source Files window, change the libraries for the .vhd file as shown in the screenshot on the right. Testbench.vhd should be the only one with library work.
- h. Click OK.



7. Next we need to edit conversion.vhd. Follow these steps:

- a. Click the **Files** tab.
- b. Resize the Columns to view the names of the files and double-click **conversions.vhd** to open it.




- c. Modify line 802 as shown in the screenshot to the right.
- d. Save and close conversions.vhd.

```
800
801
802
803
```

```
case int(i) is
when '1' | 'H' => r := r + place;
when '0' | 'L' | 'U' => null;
when others =>
```


Select the **Design** tab.

8. Click the **Simulation** radio button for ISim.




9. The design hierarchy for simulation should appear in the window as shown in the adjacent screenshot. Click on **DPSRAM\_testbench - behavior** to highlight it.


10. In the Processes Window, expand **ISim Simulator** and right-click *Simulate Behavioral Model*. Select **Process Properties**.



11. The Process Properties window will appear. Change the simulation run time to 3500 ns and check the Use Custom Waveform Configuration box. Browse to the file **waveform.wcfg** in the Simulation folder for the configuration file. Click OK.



12. Double-click *Simulate Behavioral Model*.



13. After the simulation is complete and the ISIM window has appeared, click the Zoom to Full View Button in the ISIM toolbar.



14. The waveforms are now expanded and should look like the screenshot below. Click on the waveforms and a cursor will appear.


**Note:**

The testbench.vhd file starting at line 707 provides additional documentation of the stimulus provided to generate this simulation.

```



707 -- Stimulus process
708 stim_proc: process
709 begin
710     -- hold reset state for 100 ns.
711     wait for 100 ns;
712
713     LRESET_n <= '1';
714     PinADS_n <= '1';
715     RdyACK_n <= '1';
716
717 --Writing a logic '1' to bit 8 of the Software Reset and Status Register will
718 --select the on board 125MHz oscillator
719     wait until (FPGA_CLK'event and FPGA_CLK = '1');
720     wait until (FPGA_CLK'event and FPGA_CLK = '1');
721     LA <= "10000000000100000000000000"; --Software Reset and Status Register 0x8000
722
723     wait until (FPGA_CLK'event and FPGA_CLK = '1');
724     wait until (FPGA_CLK'event and FPGA_CLK = '1');
725     wait until (FPGA_CLK'event and FPGA_CLK = '1');
726     LW_R_n <= '1'; --enable write
727     LD <= "00000000000000000000000000001000000000";
728
729     wait until (FPGA_CLK'event and FPGA_CLK = '1');
730     wait until (FPGA_CLK'event and FPGA_CLK = '1');
731     PinADS_n <= '0'; --signals the start of a new read/write access
732
733     wait until (FPGA_CLK'event and FPGA_CLK = '1');
734     PinADS_n <= '1';
735
736 --READYn must be driven low, on read/write cycle, by the programmable FPGA (U7)
737 --and held low until RdyACK_n is driven low by the PCI bus interface chip (U5)
738     wait until READYn = '0';
739     wait until (FPGA_CLK'event and FPGA_CLK = '1');
740     wait until (FPGA_CLK'event and FPGA_CLK = '1');
741     wait until (FPGA_CLK'event and FPGA_CLK = '1');
742     RdyACK_n <= '0'; --signals the end of a read/write cycle

```



15. More objects can be added to the waveform window for simulation, for example, we will add the **pll\_clk** signal:


- a. In the *Instances and Processes* window, find the correct instance or process that the object belongs to and click on it to highlight it, in this case it is **dpsram\_testbench**.
- b. In the *Objects* window, find the object's name, **pll\_clk**, right-click the object, and select **Add to Wave Window**.
- c. The name of the object should now appear in the waveform window.
- d. Rerun the simulation; click **Re-launch** at the top of the ISIM window. Be sure to save the new waveform configuration file when prompted.
- e. After simulation is complete, the signal will appear in the waveform window. Signals can also be dragged and dropped to different locations within the waveform window.




## Generating a Programming “MCS” File



The Xilinx “MCS” contains the information to program the X6SLX150 through either FLASH or JTAG. These instructions will take you through the procedure for creating a MCS file.

1. Select **XC6SLX150-  
XC6SLX150\_arch  
(XC6SLX150.vhd)** in the **Hierarchy Window**.
2. Select **Synthesize-XST** in the **Processes Window**. Then select Process Properties and verify the setting shown in figure to right. Then select **Process** → **Run**.




**Note:** If there are any errors, correct them and repeat steps 1 and 2. There are 8 warnings.








3. Select **Implement Design** in the **Processes Window**. Then select Process → **Process Properties**. Verify the settings shown in the figure to the right..
4. Select OK
5. Select **Implement Design** in the **Processes Window**. Then right mouse select Process → **Run**
6. **Note:** Translate, Map, and Place and Route should complete with no errors and no additional warnings.




7. Select **XC6SLX150-  
XC6SLX150\_arch  
(XC6SLX150.vhd)** in the **Hierarchy Window**.
8. Select **Generate Programming File** in the **Processes Window**. Then select **Process** → **Run**.
9. Expand **Configure Target Device** and then Right-click on **Generate Target PROM/ACE File**, and click on **Run**.




10. Select **OK**.




11. Double select **Create PROM File (PROM File Formatter)**




12. Select **Generic Parallel PROM** and the select the green arrow.



13. Select **8M** and then select **Add Storage Device**. Then select the next green arrow.



14. Verify the Output File location and enter an Output File Name. For example PSLX150. Leave all other default options and select **OK**.




15. Click **OK**.







16. Select **xc6slx150.bit** file and then click **Open**.



17. Click **NO**.




18. Click **OK**.



19. Click **OK** again.

20. In the left pane iMPACT Process Windows Double click **Generate File**.



If the process completed with no errors the *Generate Succeeded* message will be displayed.



The PSLX150.mcs file now resides in the targeted directory. From here the file can be downloaded to FLASH or directly to the FPGA using Acromag’s software demonstration program for Windows or Linux. The file can also be downloaded via JTAG via the AXM-EDK adapter board when used in conjunction with a compatible Xilinx download cable.

### Differences in VHDL between the XMC-SLX150 and the XMC-SLX150-1M

The Dual-Port SRAM on the XMC-SLX150-1M is four times the size as on the base model. The result is that all registers that manage or use the address of the SRAM must have two extra bits. The majority of these registers are defined via a constant declaration on line 93 of DP\_SRAM.vhd. The declaration is **constant addr\_max: integer := 19;** (or 17 for the base model). The registers affected are listed below.

Register/Counter	Description
DMA0_THRESHOLD	Register corresponding to 0x8048.
DMA1_THRESHOLD	Register corresponding to 0x804C.
DMA0_RESET	Register corresponding to 0x8050.
DMA1_RESET	Register corresponding to 0x8054.
SRAM_ADD_Count	Counter with the current address of the SRAM. Can be set and read via 0x8038 & 0x803C.
ADD_RESET_VALUE	Counter that contains a reset value for the SRAM which could from either of the RESET registers above..

In addition, there are some minor changes to the read logic. All differences are shown on the following page. Please note that there are no differences in the top level *x6slx150.vhd* file.

DP\_SRAM.vhd for XMC-SLX150

DP\_SRAM.vhd for XMC-SLX150-1M

<pre> C:\Design\Spartan6\EDK\XMC-SLX150\6SLX150\DP_SRAM.vhd 93  constant addr_max: integer := 17; 738  -- ADD_RESET_VALUE(18) &lt;= (SRAM_IntAdr_StbAll and LD(18)) or --required for -1M model 739  --      (DMA0_EVENT and SRAM_Reset0_EN and DMA0_RESET(18)) or 740  --      (DMA1_EVENT and SRAM_Reset1_EN and DMA1_RESET(18)); 741  ADD_RESET_VALUE(19) &lt;= (SRAM_IntAdr_StbAll and LD(19)) or --required for -1M model 742  --      (DMA0_EVENT and SRAM_Reset0_EN and DMA0_RESET(19)) or 743  --      (DMA1_EVENT and SRAM_Reset1_EN and DMA1_RESET(19)); 788  SRR_A(18) &lt;= '0'; --remove for -1M model 789  SRR_A(19) &lt;= '0'; --remove for -1M model 790 959  (SRAM_Read_Adr2 and SRR_IO_RD(50));--or 960  -- (SRAM_IntAdr and SRAM_ADD_Count(18)) or --Required for -1M model 961  -- (SRAM_DMA0Thr_Adr and DMA0_THRESHOLD(18)) or 962  -- (SRAM_DMA1Thr_Adr and DMA1_THRESHOLD(18)) or 963  -- (SRAM_Reset0_Adr and DMA0_RESET(18)) or 964  -- (SRAM_Reset1_Adr and DMA1_RESET(18)); 966  (SRAM_Read_Adr2 and SRR_IO_RD(51));-- or 967  -- (SRAM_IntAdr and SRAM_ADD_Count(19)) or --required for -1M model 968  -- (SRAM_DMA0Thr_Adr and DMA0_THRESHOLD(19)) or 969  -- (SRAM_DMA1Thr_Adr and DMA1_THRESHOLD(19)) or 970  -- (SRAM_Reset0_Adr and DMA0_RESET(19)) or 971  -- (SRAM_Reset1_Adr and DMA1_RESET(19));         </pre>	<pre> C:\Design\Spartan6\EDK\XMC-SLX150-1M\6SLX150\DP_SRAM.vhd 93  constant addr_max: integer := 19; 738  ADD_RESET_VALUE(18) &lt;= (SRAM_IntAdr_StbAll and LD(18)) or 739  --      (DMA0_EVENT and SRAM_Reset0_EN and DMA0_RESET(18)) or 740  --      (DMA1_EVENT and SRAM_Reset1_EN and DMA1_RESET(18)); 741  ADD_RESET_VALUE(19) &lt;= (SRAM_IntAdr_StbAll and LD(19)) or 742  --      (DMA0_EVENT and SRAM_Reset0_EN and DMA0_RESET(19)) or 743  --      (DMA1_EVENT and SRAM_Reset1_EN and DMA1_RESET(19)); 956  (SRAM_Read_Adr2 and SRR_IO_RD(50))or 957  (SRAM_IntAdr and SRAM_ADD_Count(18)) or 958  (SRAM_DMA0Thr_Adr and DMA0_THRESHOLD(18)) or 959  (SRAM_DMA1Thr_Adr and DMA1_THRESHOLD(18)) or 960  (SRAM_Reset0_Adr and DMA0_RESET(18)) or 961  (SRAM_Reset1_Adr and DMA1_RESET(18)); 963  (SRAM_Read_Adr2 and SRR_IO_RD(51)) or 964  (SRAM_IntAdr and SRAM_ADD_Count(19)) or 965  (SRAM_DMA0Thr_Adr and DMA0_THRESHOLD(19)) or 966  (SRAM_DMA1Thr_Adr and DMA1_THRESHOLD(19)) or 967  (SRAM_Reset0_Adr and DMA0_RESET(19)) or 968  (SRAM_Reset1_Adr and DMA1_RESET(19));         </pre>
--	--

Xilinx ISE 13.2 Compiler Warnings

Note that ISE 13.2 will generate the following warnings when compiling the example design. These warnings can be safely ignored as they reference unused signals.

- WARNING:Xst:647 - Input <LD<18:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
- WARNING:Xst:647 - Input <LD<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
- WARNING:Xst:2677 - Node <Latch\_data\_0> of sequential type is unconnected in block <Temp\_sensor>.
- WARNING:Xst:2677 - Node <Latch\_data\_1> of sequential type is unconnected in block <Temp\_sensor>.
- WARNING:Xst:2677 - Node <Latch\_data\_2> of sequential type is unconnected in block <Temp\_sensor>.
- WARNING:Xst:2677 - Node <Latch\_data\_0> of sequential type is unconnected in block <SPI\_Temp\_Sensor>.
- WARNING:Xst:2677 - Node <Latch\_data\_1> of sequential type is unconnected in block <SPI\_Temp\_Sensor>.
- WARNING:Xst:2677 - Node <Latch\_data\_2> of sequential type is unconnected in block <SPI\_Temp\_Sensor>.