

Series IP445A Industrial I/O Pack 32 Channel Isolated SSR Output Module

# **USER'S MANUAL**

# ACROMAG INCORPORATED

30765 South Wixom Road P.O. BOX 437 Wixom, MI 48393-7037 U.S.A. Tel: (248) 624-1541 Fax: (248) 624-9234

Copyright 2014, Acromag, Inc., Printed in the USA. Data and specifications are subject to change without notice.

8501-029

The information contained in this manual is subject to change without notice. Acromag, Inc. makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Further, Acromag, Inc. assumes no responsibility for any errors that may appear in this manual and makes no commitment to update, or keep current, the information contained in this manual. No part of this manual may be copied or reproduced in any form, without the prior written consent of Acromag, Inc.

#### **Table of Contents**

Tab	le of Contents	Page
1.0	GENERAL INFORMATION	2
	KEY IP445A FEATURES	2
	INDUSTRIAL I/O PACK INTERFACE FEATURES	3
	SIGNAL INTERFACE PRODUCTS	3
	INDUSTRIAL I/O PACK SOFTWARE LIBRARY	3
2.0	PREPARATION FOR USE	3
	UNPACKING AND INSPECTION	3
	CARD CAGE CONSIDERATIONS	4
	BOARD CONFIGURATION	4
	CONNECTORS	4
	IP Field I/O Connector (P2)	4
	Grounding and Noise Considerations	5
	IP Logic Interface Connector (P1)	5
3.0	PROGRAMMING INFORMATION	5
5.0	IP IDENTIFICATION ROM	5
	I/O SPACE ADDRESS MAP	6
	REGISTER DEFINITIONS	6
		6
	Control Register	-
	Port Output Registers IP445A PROGRAMMING	6
	THEORY OF OPERATION	6 7
4.0	LOGIC/POWER INTERFACE	7
		7
- 0	OUTPUT PORTS SERVICE AND REPAIR	
5.0	SERVICE AND REPAIR ASSISTANCE	7
		7
~ ~	PRELIMINARY SERVICE PROCEDURE	7
6.0	SPECIFICATIONS	8
	GENERAL SPECIFICATIONS	8
	DIGITAL SSR OUTPUTS	8
	INDUSTRIAL I/O PACK COMPLIANCE	8
		9
APF	PENDIX	
	CABLE: MODEL 5025-550 & 5025-551	9
	TERMINATION PANEL: MODEL 5025-552	9
	TRANSITION MODULE: MODEL TRANS-GP	10
		Daga
	DRAWINGS AND FIGURES	Page 11
	4501-434 IP MECHANICAL ASSEMBLY	
	FIGURE 1 IP445A RESISTOR LOCATION	11
	FIGURE 2 IP445A FIELD CONNECTIONS	12
	FIGURE 3 IP440/445 LOOPBACK CONNECTIONS	13
	FIGURE 4 IP445A BLOCK DIAGRAM	14
	4501-462 CABLE 5025-550 (NON-SHIELDED)	15
	4501-463 CABLE 5025-551 (SHIELDED)	16
	4501-464 TERMINATION PANEL 5025-552	17

4501-465 TRANSITION MODULE TRANS-GP.....

#### IMPORTANT SAFETY CONSIDERATIONS

It is very important for the user to consider the possible adverse effects of power, wiring, component, sensor, or software failures in designing any type of control or monitoring system. This is especially important where economic property loss or human life is involved. It is important that the user employ satisfactory overall system design. It is agreed between the Buyer and Acromag, that this is the Buyer's responsibility.

#### 1.0 GENERAL INFORMATION

17

The Industrial I/O Pack (IP) Series IP445A module is a bus isolated 32-channel output module. The IP445A provides control for 32 solid state relays which are bipolar and may be used to switch positive or negative voltages. Four units may be mounted on a carrier board to provide up to 128 channels of output control in a single system slot. The IP445A offers a variety of features which make it an ideal choice for many industrial and scientific applications as described below.

MODEL	OPERATING TEMPERATURE RANGE
IP445A	0 to +70°C
IP445AE	-40 to +85°C

#### **KEY IP445A FEATURES**

- High Channel Count Individual control of up to 32 (SPST-NO) bipolar Solid State Relays (SSR's) is provided. Four units mounted on a carrier board provide 128 channels in a single system slot.
- High-Speed/0 Wait States - No wait states are required for all read/write cycles (all cycles complete in 250nS.) and hold states are supported.
- Optically Isolated Individual bipolar SSR's provide isolation. The IP445A contains four groups (ports) of eight channels which include separate port commons to ensure port to port isolation. Individual ports are isolated from each other and from the IP logic.
- Low-Side or High-Side Switch Configuration Each group of eight channels can be connected directly to positive or negative supplies for high (hot) side switching. Alternatively, each group of eight channels can be connected to common for low side switching. Socketed pullup resistors are provided for low side switching applications.
- TTL Compatible When configured as a low side switch will sink 27mA at 0.4 volts. Sourcing is controlled by the installed pull-up resistor.
- Power Up & System Reset is Fail-safe For safety, the outputs are turned OFF upon power-up and a system reset. Thus, the SSR's will be disabled after a power-up or system reset.
- Wide Range Bipolar Voltage Outputs Outputs are rated from 0 to  $\pm 60$  volts. The bipolar solid state relays allow both AC and DC switching.
- Output Readback Function Readback buffers are provided that allow the output channel registers to be read back
- Loopback Compatible with IP440A Digital Input Module -The P2 field I/O pin assignments of the IP445A output module correspond with those of the Acromag IP440A Bus Isolated Input module. This provides direct closed-loop monitoring of the output states.

 No Configuration Jumpers or Switches - All configuration is performed through software commands with no internal jumpers to configure or switches to set.

#### **INDUSTRIAL I/O PACK INTERFACE FEATURES**

- High density Single-size, industry standard, IP module footprint. Four units mounted on a carrier board provide up to 128 isolated output points in a single system slot. Both VMEbus and ISA bus (PC/AT) carriers are supported.
- Local ID Each IP module has its own 8-bit ID signature which can be read via access to the ID space.
- 8-bit I/O Port register Read/Write is performed through 8 or 16-bit data transfer cycles in the IP module I/O space.
- High Speed with No Wait States Access times for all data transfer cycles are described in terms of "wait" states - 0 wait states are required for all read and write operations of this model. See Specification section for detailed information.

#### SIGNAL INTERFACE PRODUCTS

(See Appendix for more information on compatible products)

This IP module will mate directly to any industry standard IP carrier board (including Acromag AVME9630/9660 3U/6U nonintelligent VMEbus carrier boards). Additionally, Acromag's APC8600 ISA bus (PC/AT) carrier board is also supported. A wide range of other Acromag IP modules are also available to serve your signal conditioning and interface needs.

The following cables and termination panels are also available. Consult your carrier board documentation for the correct interface product part numbers to ensure compatibility with your carrier board.

#### Cables

Model 5025-551-X (Shielded Cable), or Model 5025-550-X (Non-Shielded Cable): A Flat 50-pin cable with female connectors at both ends for connecting AVME9630/9660, or other compatible carrier boards, to Model 5025-552 termination panels. The "-X" suffix of the model number is used to indicate the length in feet.

The unshielded cable is recommended for digital I/O, while the shielded cable is recommended for optimum performance with precision analog I/O applications.

#### Termination Panels:

Model 5025-552: A DIN-rail mountable panel that provides 50 screw terminals for universal field I/O termination. Connects to Acromag AVME9630/9660, or other compatible carrier boards, via flat 50-pin ribbon cable (Model 5025-550-X or 5025-551-X).

#### **Transition Module:**

Model TRANS-GP: This module repeats field I/O connections of IP modules A through D for rear exit from a VMEbus card cage. It is available for use in card cages which provide rear exit for I/O connections via transition modules (transition modules can only be used in card cages specifically designed for them). It is a double-height (6U), single-slot module with front panel hardware adhering to the VMEbus mechanical dimensions, except for shorter printed circuit board depth. It connects to Acromag Termination Panel 5025-552 from the rear of the card cage, and to AVME9630/9660 boards within the card cage, via flat 50-pin ribbon cable (cable Model 5025-550 or 5025-551).

#### INDUSTRIAL I/O PACK SOFTWARE LIBRARY

Acromag provides an Industrial I/O Pack Software Library diskette (Model IPSW-LIB-M03, MSDOS format) to simplify communication with the board. Example software functions are provided for both VMEbus and ISA bus (PC/AT) applications. All functions are written in the "C" programming language and can be linked to your application. For more details, refer to the "README.TXT" file in the root directory on the diskette and the "INFO445.TXT" file in the appropriate "IP445" subdirectory off of "VMEIP" or "PCIP", according to your carrier.

### 2.0 PREPARATION FOR USE

#### UNPACKING AND INSPECTION

Upon receipt of this product, Inspect the shipping carton for evidence of mishandling during transit. If the shipping carton is badly damaged or water stained, request that the carrier's agent be present when the carton is opened. If the carrier's agent is absent when the carton is opened and the contents of the carton are damaged, keep the carton and packing material for the agent's inspection.

For repairs to a product damaged in shipment, refer to the Acromag Service Policy to obtain return instructions. It is suggested that salvageable shipping cartons and packing material be saved for future use in the event the product must be shipped.

This board is physically protected with packing material and electrically protected with an anti-static bag during shipment. However, it is recommended that the board be visually inspected for evidence of mishandling prior to applying power.

The board utilizes static sensitive components and should only be handled at a static-safe workstation.



#### CARD CAGE CONSIDERATIONS

Refer to the specifications for loading and power requirements. Be sure that the system power supplies are able to accommodate the power requirements of the carrier board, plus the installed IP modules, within the voltage tolerances specified.

IMPORTANT: Adequate air circulation must be provided to prevent a temperature rise above the maximum operating temperature.

The dense packing of the IP modules to the carrier board restricts air flow within the card cage and is cause for concern. Adequate air circulation must be provided to prevent a temperature rise above the maximum operating temperature and to prolong the life of the electronics. If the installation is in an industrial environment and the board is exposed to environmental air, careful consideration should be given to air-filtering.

#### **BOARD CONFIGURATION**

Power should be removed from the board when installing IP modules, cables, termination panels, and field wiring. Refer to Mechanical Assembly Drawing 4501-434 and your IP module documentation for configuration and assembly instructions. Module IP445A digital output boards have no hardware jumpers or switches to configure. Software configurable control registers are provided for control of all modes of operation. Refer to section 3 for programming details.

This module is built with socketed output pull-up resistors installed. These may be used when the SSR's are applied as low side switches. Resistor values may be changed if needed, and the resistors may be removed for high side switching (see IP445A Resistor Location Figure 1).

#### CONNECTORS

#### IP Field I/O Connector (P2)

P2 provides the field I/O interface connections for mating IP modules to the carrier board. P2 is a 50-pin female receptacle header (AMP 173279-3 or equivalent) which mates to the male connector of the carrier board (AMP 173280-3 or equivalent). This provides excellent connection integrity and utilizes goldplating in the mating area. Threaded metric M2 screws and spacers are supplied with the module to provide additional stability for harsh environments (see Mechanical Assembly Drawing 4501-434). The field and logic side connectors are keyed to avoid incorrect assembly.

P2 pin assignments are unique to each IP model (see Table 2.1) and normally correspond to the pin numbers of the field I/O interface connector on the carrier board (you should verify this for your carrier board).

Table 2.1: IP445A Field I/O Pin Connections (P2)					
Pin Description	Number		Pin Description	Nun	nber
OD00	1		OD20	26	Ρ
OD01	2		OD21	27	ο
OD02	3	Р	OD22	28	R
OD03	4	0	OD23	29	т
User Supply 0	5	R	User Com Out 2	30	2
OD04	6	Т	OD24	31	
OD05	7		OD25	32	
OD06	8	0	OD26	33	Р
OD07	9		OD27	34	ο
User Com Out 0	10		User Supply 3	35	R
OD08	11		OD28	36	т
OD09	12		OD29	37	
OD10	13	Р	OD30	38	3
OD11	14	0	OD31	39	
User Supply 1	15	R	User Com Out 3	40	
OD12	16	Т	Not Used	41	
OD13	17		Not Used	42	
OD14	18	1	Not Used	43	
OD15	19		Not Used	44	
User Com Out 1	20		Not Used	45	
OD16	21	Ρ	Not Used	4	6
OD17	22	0	Not Used	4	7
OD18	23	R	Not Used	4	8
OD19	24	Т	Not Used	4	9
User Supply 2	25	2	Not Used	5	0

The output channels of this module are divided into four ports of eight channels each. All channels within a port share a common signal connection with each other. Isolation is provided between the ports and the IP logic. In addition, bus isolation is provided between ports.

P2 pin assignments are arranged to be compatible with similar Acromag models. This model is directly loopback compatible with the Acromag Model IP440A 32-Channel Digital Input Board. Likewise, pin assignments are identical to those of Acromag Model IP405 40-Channel Digital Output Boards for channels 0-31, except for the user supply connections. This model (remove socketed pull-up resistors) may also interface with industry accepted I/O panels, termination panels, and relay racks when used with the Acromag Model 5025-655 I/O Adapter Card. However, relay racks are usually isolated in which case it would probably be more efficient to use the non-isolated IP405 module. Consult the factory for information on these and other compatible products.

Refer to Figure 2 for example field output connections. See Figure 3 for loopback connections to Acromag Model IP440A Input Modules.

Note that the outputs of this module are bipolar, and may be connected in any direction with respect to the port common. Further, do not confuse port commons with signal ground. For the IP445A, port common only infers that this lead is connected common to the 8 outputs of the port (a separate common for each port). The port commons of the IP445A output module and IP440A input module are normally not connected together for loopback interconnection (see Figure 3).

#### **Grounding and Noise Considerations**

Output lines of the IP445A are optically isolated between the logic and field output connections. Likewise, separate port commons ensure port-to-port isolation. Consequently, the field I/O connections are isolated from the carrier board and backplane, thus minimizing the negative effects of ground bounce, impedance drops, and switching transients. However, care should be taken in designing installations to avoid inadvertently compromising isolation, or creating ground loops which can cause noise pickup and reduce overall system reliability.

#### IP Logic Interface Connector (P1)

P1 of the IP module provides the logic interface to the mating connector on the carrier board. The pin assignments of P1 are standard for all IP modules according to the Industrial I/O Pack Specification (see Table 2.2). The IP Logic Interface connector is a 50-pin female receptacle header (AMP 173279-3 or equivalent) which mates to the male connector of the carrier board (AMP 173280-3 or equivalent). This provides excellent connection integrity and utilizes gold-plating in the mating area. Threaded metric M2 screws and spacers are supplied with the IP module to provide additional stability for harsh environments (see Drawing 4501-434 for assembly details). Field and logic side connectors are keyed to avoid incorrect assembly.

Table 2.2:	Standard	Logic Inter	face Conn	ections (P1)
TUDIC LIL.	otunidana	Logio intei		

Pin Description	Number	Pin Description	Number
GND	1	GND	26
CLK	2	+5V	27
Reset*	3	R/W*	28
D00	4	IDSEL*	29
D01	5	DMAReq0*	30
D02	6	MEMSEL*	31
D03	7	DMAReq1*	32
D04	8	IntSel*	33
D05	9	DMAck0*	34
D06	10	IOSEL*	35
D07	11	RESERVED	36
D08	12	A1	37
D09	13	DMAEnd*	38
D10	14	A2	39
D11	15	ERROR*	40
D12	16	A3	41
D13	17	INTReq0*	42
D14	18	A4	43
D15	19	INTReq1*	44
BS0*	20	A5	45
BS1*	21	STROBE*	46
-12V	22	A6	47
+12V	23	ACK*	48
+5V	24	RESERVED	49
GND	25	GND	50

An Asterisk (\*) is used to indicate an active-low signal. **BOLD ITALIC** Logic Lines are NOT USED by this IP Model.

#### 3.0 PROGRAMMING INFORMATION

# IP IDENTIFICATION SPACE - (Read Only, 32 Odd-Byte Addresses)

Each IP module contains identification (ID) information that resides in the ID space per the IP module specification. This area of memory contains 32 bytes of information at most. Both fixed and variable information may be present within the ID space. Fixed information includes the "IPAC" identifier, model number, and manufacturer's identification codes. Variable information includes unique information required for the module. The IP445A ID information does not contain any variable (e.g. unique calibration) information. ID space bytes are addressed using only the odd addresses in a 64 byte block (on the "Big Endian" VMEbus). Even addresses are used on the "Little Endian" PC ISA bus. The IP445A ID space contents are shown in Table 3.1. Note that the base-address for the IP module ID space (see your carrier board instructions) must be added to the addresses shown to properly access the ID space. Execution of an ID space read requires 0 wait states.

Hex Offset From ID ROM Base Address	ASCII Character Equivalent	Numeric Value (Hex)	Field Description
01	I	49	All IP's have 'IPAC'
03	Р	50	
05	A	41	
07	С	43	
09		A3	Acromag ID Code
0B		09	IP Model Code <sup>1</sup>
0D		00	Not Used (Revision)
0F		00	Reserved
11		00	Not Used (Driver ID Low Byte)
13		00	Not Used (Driver ID High Byte)
15		0C	Total Number of ID ROM Bytes
17		8C	CRC
19 to 3F		уу	Not Used

#### Table 3.1: IP445A ID Space Identification (ID) ROM

#### Notes (Table 3.1):

 The IP model number is represented by a two-digit code within the ID space (the IP445A model is represented by 09 Hex).

2. Execution of an ID space read requires 0 wait states.

#### I/O SPACE ADDRESS MAP

This board is addressable in the Industrial Pack I/O space to control the 32 channels of digital output to the field.

The I/O space may be as large as 64, 16-bit words (128 bytes) using address lines A1 to A6, but the IP445A uses only a portion of this space. The I/O space address map for the IP445A is shown in Table 3.2. Note that the base address for the IP module I/O space (see your carrier board instructions) must be added to the addresses shown to properly access the I/O space. Accesses may be performed on an 8 or 16-bit basis but only D0-D7 are driven. D08-D15 are not used but will normally read high due to pull-up resistors on the carrier board.

The following table shows the memory map for the IP445. Data is read and written to one of four groups (ports) as designated by the address.

٦	Table 3.2:	IP445A I/O Space Ad	dress (Hex) Memory	Map <sup>2</sup>
	Daga	MCD		Pag

Base Addr +	MSB D15 D08	LSB D07 D00	Base Addr +
00	Not Used	Control Register	01
02	Not Used	Output Port 0 CH07 $\leftrightarrow$ CH00	03
04	Not Used	Output Port 1 CH15 $\leftrightarrow$ CH08	05
06	Not Used	Output Port 2 CH23 $\leftrightarrow$ CH16	07
08	Not Used	Output Port 3 CH31 $\leftrightarrow$ CH24	09
0A	Not	Used ⊎	0B
7E	Not	Used	7F

#### Notes (Table 3.2):

- 1. The IP will not respond to addresses that are "Not Used".
- 2. All Register accesses implement 0 wait state data transfers.

This memory map reflects byte accesses using the "Big Endian" byte ordering format. Big Endian is the convention used in the Motorola 68000 microprocessor family and is the VMEbus convention. In Big Endian, the lower-order byte is stored at oddbyte addresses. The Intel x86 family of microprocessors uses the opposite convention, or "Little Endian" byte ordering. Little Endian uses even-byte addresses to store the low-order byte. As such, installation of this module on a PC carrier board will require the use of the even address locations to access the lower 8 data bits while on a VMEbus carrier use of odd address locations are required.

#### **REGISTER DEFINITIONS**

#### Control Register, (Write) - (Base + 00H)

This write only register is used to reset all output ports to 0 (SSR switches OFF).

#### Table 3.3: Control Register

BIT	FUNCTION
0	1 = Software Reset
1 to 7	Not Used

#### Port Output Registers (Read/Write, 03H, 05H, 07H, and 09H)

Four registers are provided to control 32 possible output points. Data can be read from or written to one of four groups of eight output lines (Ports 0-3), as designated by the address and read/write signals. Each port assigns the least significant data line (D0) to the least significant output line of the port grouping (e.g. OD00 for port 0 to D0).

REGIS	STER 0 (	OUTPUT	SWITCH	IES 00 TH	ROUGH	07):		
MSB							LSB	
07	06	05	04	03	02	01	00	
CH07					-	-	CH00	
REGIS	STER 1 (	OUTPUT	SWITCH	IES 08 TH	IROUGH	15):		
MSB							LSB	
07	06	05	04	03	02	01	00	
CH15.							CH08	
REGIS	STER 2 (	OUTPUT	SWITCH	IES 16 TH	IROUGH	23):		
MSB							LSB	
07	06	05	04	03	02	01	00	
CH23.							CH16	
							-	
REGIS	STER 3 (	OUTPUT	SWITCH	IES 24 TH	<u>IROUGH</u>	31):		
REGIS MSB	<u>STER 3 (</u>		SWITCH	IES 24 TH	IROUGH	<u>31):</u>	LSB	
	<u>STER 3 (</u> 	<u>OUTPUT</u> 	<u>SWITCH</u> 04	I <u>ES 24 TH</u>  03	<u>IROUGH</u> 	<u>31):</u> 	<u>LSB</u> 00	
<u>MSB</u> 07	06	05	_	03	02	01		

Write a zero to each channel's position to turn the corresponding SSR OFF. Write a one to each channel's position to turn the corresponding SSR ON.

Each output channel register can be conveniently read back for verification purposes. For critical control applications, it is recommended that outputs be directly fed back to an input point and the input point monitored (loopback I/O). Acromag Model IP440A 32-channel isolated input modules can be used to implement loopback output monitoring with this model (see Figure 3).

On power-up, hardware reset, or software reset, the ports are reset to 0 forcing the outputs (SSR's) to be OFF.

#### **IP445A PROGRAMMING**

Acromag provides you with the Industrial I/O Pack Software Library diskette (Model IPSW-LIB-M03, MSDOS format) to make communication with the board easy. Example software functions are provided for both ISAbus (PC/AT) and VMEbus applications. All functions are written in the "C" programming language and can be linked to your application. For more details, refer to the "README.TXT" file in the root directory on the diskette and the "INFO445.TXT" file in the appropriate "IP445" subdirectory off of "\VMEIP" or "\PCIP", according to your carrier.

#### 4.0 THEORY OF OPERATION

This section contains information regarding the basic functionality of the circuitry used on the IP445. Refer to the Block Diagram shown in Figure 4 as you review this material.

#### LOGIC/POWER INTERFACE

The logic interface to the carrier board is made through connector P1 (refer to Table 2.2). The P1 interface also provides +5V power to the module. Note that data lines D08..D15, BS1\*, the DMA control, interrupt requests (INTREQ0\* and INTREQ1\*), ERROR\*, STROBE\* and +/-12V power signals are not used.

A Field Programmable Gate-Array (FPGA) installed on the IP Module provides an interface to the carrier board per IP Module specification revision 0.7.1. The interface to the carrier board allows complete control of all IP445A functions. This logic includes: address decoding, I/O and ID read/write control circuitry, and ID space implementation. With regard to throughput, 0 wait states are required for read and write operations.

Address decoding of the six IP address signals A(1:6) is implemented in the FPGA, in conjunction with the IP select signals, to identify access to the IP module's ID or I/O space. In addition, the byte strobe BS0\* is decoded to identify a low byte data transfer.

#### OUTPUT PORTS

The field I/O interface to the carrier board is provided through connector P2 (refer to Table 2.1). Individual Solid State Relays (SSR's) for each channel isolate the field from the control logic for the IP445. Channels are isolated from each other in groups of eight. There are eight channels to a group or port. Because the output lines of a single port share a common connection, individual outputs are not isolated from each other within the same port. However, separate port commons are provided to facilitate port-to-port isolation.

32 Single Pole Single Throw - Normally Open (SPST-NO, "1 Form A") SSR outputs are controlled by this module. Each group of eight channels can be connected directly to positive or negative supplies for high (hot) side switching. Alternatively, each group of eight channels can be connected to common for low side switching. Socketed pull-up resistors are provided for low side switching applications. These resistors should be removed if high side switching is needed. In low side switching applications the resistor values can be changed (e.g. lower values will provide a faster pull-up while a higher values will keep power dissipation from becoming a problem at higher voltages) - see Specifications in Chapter 6 for details.

The SSR's are controlled by output registers within the FPGA. Writing a '1' to the output register will turn the switch ON (closedcircuit) while writing a '0' will turn it OFF (open-circuit). Readback of the output state is accomplished by reading the output registers. However, for complete confidence in output control, loopback should be performed. This may be accomplished using the IP440A isolated digital input module (refer to Figure 3).

The SSR's employed are rated for a much higher voltage than specified. However, the field connector and printed circuit board foil spacings limit applied voltages to +/-60VDC or AC peak. Each port (group of eight channels) has a single common. Since the connectors and cables are rated to 1A maximum per pin, then each port is limited to that total current. Thus, the sum of currents conducted by the 8 channels must stay below that total (see specifications in Chapter 6 for details). The low on resistance of the SSR's helps reduce their power dissipation when they conduct high currents; however, given the large number of channels on the board adequate air circulation must be maintained. The SSR's used in the IP445A are very rugged and contain built-in current limiting for their protection. They provide clean, bounce free switching and can replace electromechanical relays in many applications. SSR switching speeds are comparable to electromechanical relays (1mS. typical) but are slow compared to high speed optocouplers.

Output operation is "Fail-safe". That is, the outputs are always OFF upon power-up reset, and are automatically cleared following a software (control register) or system software reset. This is done for safety reasons to ensure reliable control of the output state under all conditions.

### 5.0 SERVICE AND REPAIR

#### SERVICE AND REPAIR ASSISTANCE

Surface-Mounted Technology (SMT) boards are generally difficult to repair. It is highly recommended that a non-functioning board be returned to Acromag for repair. The board can be easily damaged unless special SMT repair and service tools are used. Further, Acromag has automated test equipment that thoroughly checks the performance of each board. When a board is first produced and when any repair is made, it is tested, placed in a burn-in room at elevated temperature, and retested before shipment.

Please refer to Acromag's Service Policy Bulletin or contact Acromag for complete details on how to obtain parts and repair.

#### PRELIMINARY SERVICE PROCEDURE

Before beginning repair, be sure that all of the procedures in Section 2, Preparation For Use, have been followed. Also, refer to the documentation of your carrier board to verify that it is correctly configured. Replacement of the module with one that is known to work correctly is a good technique to isolate a faulty module.

#### CAUTION: POWER MUST BE TURNED OFF BEFORE REMOVING OR INSERTING BOARDS

Acromag's Applications Engineers can provide further technical assistance if required. When needed, complete repair services are also available from Acromag.

# 6.0 SPECIFICATIONS

### GENERAL SPECIFICATIONS

Operating Temperature0 to +70°C. -40 to +85°C (E Version)
Relative Humidity5-95% non-condensing. Storage Temperature40 to +150°C.
Physical ConfigurationSingle Industrial I/O Pack Module. Length3.880 inches (98.5 mm). Width1.780 inches (45.2 mm). Board Thickness0.062 inches (1.59 mm). Max Component Height0.314 inches (7.97 mm).
Connectors: P1 (IP Logic Interface)50-pin female receptacle header (AMP 173279-3 or equivalent).
P2 (Field I/O)50-pin female receptacle header (AMP 173279-3 or equivalent).
Power Requirements: +5 Volts (±5%) All On150mA, Typical 200mA, Maximum. +5 Volts (±5%) All Off5mA, Typical 8mA, Maximum. ±12 Volts (±5%) from P10mA (Not Used).
IsolationLogic and field connections are optically isolated by SSR's. Individual ports are also iso- lated from each other. However, output lines of individual ports share a common connection and are not isolated from each other. Separate port commons are provided to facilitate port-to-port isolation. IP Logic and field lines are isolated from each other for voltages up to 250VAC, or 354V DC on a continuous basis (unit will withstand a 1500V AC dielectric strength test for one minute without breakdown). This complies with test requirements outlined in ANSI/ISA-S82.01- 1988 for the voltage rating specified. Port to port isolation is less critical and is specified as 100V DC.
Isolation SpacingPrinted circuit board minimum isolation spacings are as follows: Port-to-Logic: 0.024" Minimum (inner layer), 0.071" Minimum (external layer). Port-to-Port: 0.012" Minimum (inner layer), 0.040" Minimum (external layer).
DIGITAL (SSR) OUTPUTS

Output Channel Configuration......32 isolated Solid State Relay (SSR) outputs supporting AC or DC (high or low side

	switching) operation. SPST-NO, "1 Form A" contacts. 0 to +/-60V DC or peak AC. t1uA Maximum (over temp.). 140mA Maximum continuous (up to 1A total per port) No deration required at elevated ambients.
Turn-OFF Time Reset Condition	480mA Maximum. 1mS. Typical, 2mS. Maximum. 1mS. Typical, 2mS. Maximum.
	See Figure 1: Res. Loc. Dwg. Calculate resistor power for user supplied voltage (Power = $V^2/R$ ). Limit power to 0.1 Watt per resistor (21.7V max. @ 4.7K $\Omega$ ). Remove or insert higher value (consult factory) for higher
	voltages. Install lower value (check power) to obtain faster, stronger pull-up. Remove for high side switching applications.
TTL Compatibility	Yes, used as low side switch can sink 27mA. @ 0.4V Maximum; source 500uA @ 2.4V Min. with $4.7K\Omega$ pull-up to 5V supply.
Resistance to RFI	No digital upsets occur for field strengths up to 10V per meter at 27MHz, 151MHz, & 460MHz per SAMA PMC 33.1 test procedures.
Resistance to EMI	•
ESD Protection	Output lines are protected from ESD voltages to $\pm$ 4KV, typical. May degrade 4.7K pullups by approximately 5%.

#### INDUSTRIAL I/O PACK COMPLIANCE

SpecificationThis module meets or exceeds all written Industrial I/O Pack specifications per revision 0.7.1.
Electrical/Mechanical InterfaceSingle-Size IP Module.
IP Data Transfer Cycle Types Supported:
Input/Output (IOSel*)D16 or D08 least significant read/write of port data.
ID Read (IDSel*)32 x 8 ID ROM read on D0D7.
Access Times (8MHz Clock):
ID ROM Read0 wait states (250ns cycle).
Port Registers (R/W)0 wait states (250ns cycle).

### **APPENDIX**

#### CABLE: MODEL 5025-550-x (Non-Shielded) MODEL 5025-551-x (Shielded)

- Type: Flat Ribbon Cable, 50-wires (female connectors at both ends). The '-x' suffix designates the length in feet (12 feet maximum). Choose shielded or unshielded cable according to model number. The unshielded cable is recommended for digital I/O, while the shielded cable is recommended for optimum performance with precision analog I/O applications.
- Application: Used to connect a Model 5025-552 termination panel to the AVME9630/9660 non-intelligent carrier board A-D connectors (both have 50-pin connectors).
- Length: Last field of part number designates length in feet (userspecified, 12 feet maximum). It is recommended that this length be kept to a minimum to reduce noise and power loss.
- Cable: 50-wire flat ribbon cable, 28 gage. Non-Shielded cable model uses Acromag Part 2002-211 (3M Type C3365/50 or equivalent). Shielded cable model uses Acromag Part 2002-261 (3M Type 3476/50 or equivalent).
- Headers (Both Ends): 50-pin female header with strain relief. *Header* - Acromag Part 1004-512 (3M Type 3425-6600 or equivalent). *Strain Relief* - Acromag Part 1004-534 (3M Type 3448-3050 or equivalent).
- Keying: Headers at both ends have polarizing key to prevent improper installation.
- Schematic and Physical Attributes: For Non-Shielded cable model, see Drawing 4501-462. For Shielded cable model, see Drawing 4501-463.

Shipping Weight: 1.0 pound (0.5Kg) packaged.


#### TERMINATION PANEL: MODEL 5025-552

- Type: Termination Panel For AVME9630/9660 Boards Application: To connect field I/O signals to the Industrial I/O Pack (IP). Termination Panel: Acromag Part 4001-040 (Phoenix Contact Type FLKM 50). The 5025-552 termination panel facilitates the connection of up to 50 field I/O signals and connects to the AVME9630/9660 3U/6U non-intelligent carrier boards (A-D connectors only) via a flat ribbon cable (Model 5025-550-x or 5025-551-x). The A-D connectors on the carrier board connect the field I/O signals to the P2 connector on each of the Industrial I/O Pack modules. Field signals are accessed via screw terminal strips. The terminal strip markings on the termination panel (1-50) correspond to P2 (pins 1-50) on the Industrial I/O Pack (IP). Each Industrial I/O Pack (IP) has its own unique P2 pin assignments. Refer to the IP module manual for correct wiring connections to the termination panel.
- Schematic and Physical Attributes: See Drawing 4501-464.
- Field Wiring: 50-position terminal blocks with screw clamps. Wire range 12 to 26 AWG.
- Connections to AVME9630/9660: P1, 50-pin male header with strain relief ejectors. Use Acromag 5025-550-x or 5025-551-x cable to connect panel to VME board. Keep cable as short as possible to reduce noise and power loss.
- Mounting: Termination panel is snapped on the DIN mounting rail.
- Printed Circuit Board: Military grade FR-4 epoxy glass circuit board, 0.063 inches thick.
- Operating Temperature: -40°C to +100°C.
- Storage Temperature: -40°C to +100°C.
- Shipping Weight : 1.25 pounds (0.6kg) packaged.

#### TRANSITION MODULE: MODEL TRANS-GP

Type: Transition module for AVME9630/9660 boards.

- Application: To repeat field I/O signals of IP modules A through D for rear exit from VME card cages. This module is available for use in card cages which provide rear exit for I/O connections via transition modules (transition modules can only be used in card cages specifically designed for them). It is a double-height (6U), single-slot module with front panel hardware adhering to the VMEbus mechanical dimensions, except for shorter printed circuit board depth. Connects to Acromag termination panel 5025-552 from the rear of the card cage, and to AVME9630/9660 boards within card cage, via flat 50-pin ribbon cable (cable Model 5025-551-X). Schematic and Physical Attributes: See Drawing 4501-465.
- Field Wiring: 100-pin header (male) connectors (3M 3433-D303 or equivalent) employing long ejector latches and 30 micron gold in the mating area (per MIL-G-45204, Type II, Grade C). Connects to Acromag termination panel 5025-552 from the rear of the card cage via flat 50-pin ribbon cable (cable Model 5025-551-X).
- Connections to AVME9630/9660: 50-pin header (male) connectors (3M 3433-1302 or equivalent) employing long ejector latches and 30 micron gold in the mating area (per MIL-G-45204, Type II, Grade C). Connects to AVME9630/9660 boards within the card cage via flat 50-pin ribbon cable (cable Model 5025-551-X).
- Mounting: Transition module is inserted into a 6U-size, singlewidth slot at the rear of the VMEbus card cage.
- Printed Circuit Board: Six-layer, military-grade FR-4 epoxy glass circuit board, 0.063 inches thick.
- Operating Temperature: -40°C to +85°C.
- Storage Temperature: -55°C to +105°C.
- Shipping Weight: 1.25 pounds (0.6Kg) packaged.



OF SIP RESISTORS AS SHOWN. THESE SIP RESISTORS ARE INSTALLED IN SOCKETS AND MAY BE MODIFIED AS REQUIRED.

2. R5-R8 ARE USED IN LOW SIDE SWITCHING APPLICATIONS ONLY (REMOVE WHEN SSR'S ARE USED IN HIGH (HOT) SIDE SWITCHING APPLICATIONS).

3. SEE CHAPTER 6 "SPECIFICATIONS" FOR MORE INFORMATION ON PULL-UP RESISTOR VALUE CHANGES.

R6:A....R6:H

R7:A...R7:H

R8:A...R8:H

4.7K OHM

4.7K OHM

4.7K OHM

OD08...OD15 PULLUP

OD23...OD16 PULLUP

OD24...OD31 PULLUP

PORT 1

PORT 2


PORT 3

	RIBBON CABLE/ P2 PIN NUMBER	21	22	23	24	25	26	27	28	ន	30	31	32	33	34	35	36	37	38	39	4D	41	42	43	44	45	46	47	48	49	50				
NMENTS	OUTPUT	0D16	0017	P 0D18	0019	T SUPPLY2	0020	4 0D21	0022	0023	COM2	0024	0025	0026	R OD27	SUPPLY3	3 OD28	0D29	0030	OD31	COM3	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC				Figure 2
P2 FIELD CONNECTOR PIN ASSIGNMENTS	RIBBON CABLE/ P2 PIN NUMBER	10	02	8	3	8	8	8688				: = ₽		13		15	16	t 5 5	19	202						5,	CARRIER			(IVP)	E.				
P2 FIELD C	OUTPUT	0000	000	0002	0003	1 2005 0005 0005 0007 0007 0007 0008 0008								P 0010	0011	T SUPPLY1	0012	0013	0014	0015	COM 1			HANNEL		1111A VILLAG				AGE: DUV MAAIMU		DIGITAL	<b>→</b>	ROUND CONNECT LY MADE AT CAGE UPPLY.	
	NORMALLY CO												0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0							PHS PNS PNS PNS PNS PNS PNS PNS PNS PNS PN		INTERFACE IP445A SIMPLIFIED OUTPUT CHANNEL		P2							ON PANELS	WIRED) SCREW TERMINAL HOOK-UP FOR THE FIELD SIDE I/O SIGNALS. • NOTE: FOUR PORTS OF 8 • CHANNELS ARE PROVIDED. • CHANN			
	FRONT EDGE OF CARRIER BOARD (AVME 9660 SHOWN)								Ĵ					50-PIN CONNECTOR	-							RIBBON CABLE											MOUCE SU MAY BE CO (WIRED) SO		


# SERIES IP445A INDUSTRIAL I/O PACK


# 32 CHANNEL ISOLATED SSR OUTPUT MODULE

#### 32 CHANNEL ISOLATED SSR OUTPUT MODULE





- 12 -





SERIES IP445A INDUSTRIAL I/O PACK





NOTE: DIMENSIONS ARE IN INCHES (MILLIMETERS).