The information contained in this manual is subject to change without notice. Acromag, Inc. makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Further, Acromag, Inc. assumes no responsibility for any errors that may appear in this manual and makes no commitment to update, or keep current, the information contained in this manual. No part of this manual may be copied or reproduced in any form, without the prior written consent of Acromag, Inc.

### Table of Contents

1.0 **GENERAL INFORMATION**........................................ 2
   - KEY IP235A and IP230A FEATURES............................... 3
   - INDUSTRIAL I/O PACK INTERFACE FEATURES.................. 3
   - SIGNAL INTERFACE PRODUCTS................................... 3
   - INDUSTRIAL I/O PACK SOFTWARE LIBRARY....................... 4

2.0 **PREPARATION FOR USE**........................................ 4
   - UNPACKING AND INSPECTION....................................... 4
   - CARD CAGE CONSIDERATIONS...................................... 4
   - BOARD CONFIGURATION........................................... 4
   - Default Hardware Jumper Configuration.......................... 5
   - Analog Output Ranges & Corresponding Digital Codes........... 5
   - Analog Output Range Hardware Jumper Configuration........... 5
   - Software Configuration......................................... 5
   - CONNECTORS................................................................ 5
   - IP Field I/O Connector (P2)...................................... 5
   - Noise and Grounding Considerations............................... 5
   - External Trigger Input/Output.................................... 5
   - IP Logic Interface Connector (P1)................................ 6

3.0 **PROGRAMMING INFORMATION**................................ 6
   - IP IDENTIFICATION SPACE...................................... 6
   - I/O SPACE ADDRESS MAP....................................... 6
   - Timer Prescaler Register......................................... 7
   - Conversion Timer Register....................................... 8
   - Waveform Memory Data Register................................ 8
   - Waveform Memory Address Register................................ 9
   - Calibration Coefficient Access Register........................ 9
   - Calibration Coefficient Status Register........................ 9
   - Start Convert Register......................................... 10
   - DAC Channel Registers.......................................... 10
   - Interrupt Vector Register...................................... 10
   - DAC MODES OF CONVERSION.................................... 10
   - Single Convert From DAC Register.............................. 10
   - Single Convert From Waveform Memory.......................... 11
   - Cycle Once Through Waveform Memory and Stop................ 11
   - Continuous Cycle Through Waveform Memory................... 11
   - Convert On External Trigger Only............................... 11
   - PROGRAMMING CONSIDERATIONS................................ 11
   - Single Conversion From DAC Register Example................ 11
   - Single Conversion From Waveform Memory Example............... 11
   - Cycle Once Through Waveform Memory & Stop.................... 11
   - Cycle Once and Interrupt Example............................... 12
   - USE OF CALIBRATION DATA................................... 12
   - Uncalibrated Performance....................................... 13
   - Calibrated Performance.......................................... 13
   - Calibrated Programming Example................................ 13

4.0 **THEORY OF OPERATION**................................... 14
   - FIELD ANALOG OUTPUTS....................................... 14
   - LOGIC/POWER INTERFACE...................................... 14
   - IP INTERFACE LOGIC........................................... 14
   - CONTROL LOGIC.................................................. 15
   - DATA TRANSFER FROM FPGA To INDIVIDUAL DACs............. 15
   - INTERVAL TIMER.................................................. 15
   - EXTERNAL TRIGGER............................................... 15
   - INTERRUPT CONTROL LOGIC.................................... 15
   - CALIBRATION MEMORY CONTROL LOGIC.......................... 15

5.0 **SERVICE AND REPAIR**.................................... 15
   - SERVICE AND REPAIR ASSISTANCE.............................. 15
   - PRELIMINARY SERVICE PROCEDURE.............................. 16

6.0 **SPECIFICATIONS**.......................................... 16
   - GENERAL SPECIFICATIONS.................................... 16
   - ANALOG OUTPUT.................................................. 16
   - INDUSTRIAL I/O PACK COMPLIANCE............................ 17

APPENDIX...................................................................... 18
   - CABLE: MODEL 5025-551....................................... 18
   - TERMINATION PANEL: MODEL 5025-552......................... 18
   - TRANSITION MODULE: MODEL TRANS-GP......................... 18

DRAWINGS..................................................................... 19
   - 4501-434 IP MECHANICAL ASSEMBLY............................ 19
   - 4501-619 IP235A and IP230A JUMPER LOCATION................. 20
   - 4501-620 ANALOG OUTPUT CONNECTION........................ 21
   - 4501-621 IP235A and IP230A BLOCK DIAGRAM.................. 22
   - 4501-463 CABLE 5025-551 (SHIELDED)............................ 23
   - 4501-464 TERMINATION PANEL 5025-552.......................... 24
   - 4501-465 TRANSITION MODULE TRANS-GP......................... 24

**IMPORTANT SAFETY CONSIDERATIONS**

It is very important for the user to consider the possible adverse effects of power, wiring, component, sensor, or software failures in designing any type of control or monitoring system. This is especially important where economic property loss or human life is involved. It is important that the user employ satisfactory overall system design. It is agreed between the Buyer and Acromag, that this is the Buyer’s responsibility.

The Industrial I/O Pack (IP) Series IP235A and IP230A modules are precision 16-bit, high density, single size IP, analog output boards with up to eight analog voltage output channels. Each of the output channels on both the IP235A and IP230A has a dedicated register from which digital values are read and simultaneously transferred to its corresponding Digital-to-Analog-Converter (DAC).

The IP230A is available with cost effective four or eight 16-bit analog output channels. The IP235A is available only as eight 16-bit analog output channels. The IP235A and IP230A are available in standard and extended temperature range modules as follows:

<table>
<thead>
<tr>
<th>Model</th>
<th>Analog Output Channels</th>
<th>Waveform Memory</th>
<th>Temperature Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>IP235A-8</td>
<td>8</td>
<td>Yes</td>
<td>0 to +70°C</td>
</tr>
<tr>
<td>IP235A-8E</td>
<td>8</td>
<td>Yes</td>
<td>-40°C to +85°C</td>
</tr>
<tr>
<td>IP230A-4</td>
<td>4</td>
<td>No</td>
<td>0 to +70°C</td>
</tr>
<tr>
<td>IP230A-4E</td>
<td>4</td>
<td>No</td>
<td>-40°C to +85°C</td>
</tr>
<tr>
<td>IP230A-8</td>
<td>8</td>
<td>No</td>
<td>0 to +70°C</td>
</tr>
<tr>
<td>IP230A-8E</td>
<td>8</td>
<td>No</td>
<td>-40°C to +85°C</td>
</tr>
</tbody>
</table>
The IP235A and IP230A utilize state of the art Surface Mounted Technology (SMT) to achieve their high channel density. Four units may be mounted on a carrier board to provide up to 32 analog output channels per 6U-VMEbus system slot or ISA bus (PC/AT) system slot. The IP235A and IP230A offer a variety of features which make them an ideal choice for many industrial and scientific applications as described below.

KEY IP235A and IP230A FEATURES

- **DAC 16-Bit Resolution** – 16-bit monolithic DAC with bipolar voltage output ranges of ±10V, ±5V, and an unipolar output range of 0 to 10V.
- **10µsec Conversion Time** – A maximum recommended conversion rate of 100KHz, for specified accuracy, is supported. The absolute maximum conversion rate of 150KHz is also supported.
- **Reliable Software Calibration** – Calibration coefficients stored on-board provide the means for accurate software calibration for both gain and offset correction for each of the channels of the module.
- **Reset is Failsafe For Bipolar Output Ranges** – When the module is jumpered for bipolar operation, the analog outputs are reset to 0 volts upon power up or issue of a software or hardware reset. This eliminates the problem of applying random output voltages to actuators during power on sequences.
- **Individual Output Control** - Output channels can be individually updated. Other channels not updated maintain their previous analog output values.
- **Simultaneous Output Control** - All output channels are simultaneously updated upon issue of a software or external trigger.
- **Hardware Jumper Setting For Selection of DAC Ranges** – Both bipolar (+5V, ±10V) and unipolar (0 to 10V) ranges are available. The ranges can be selected on a per channel basis.
- **External Trigger Scan Mode** – All channels simultaneously implement a new conversion with each external trigger. This mode allows synchronization of conversions with external events that are often asynchronous.
- **External Trigger Output** – The external trigger is assigned to a field I/O line. The external trigger may be configured as an output signal to provide a means to synchronize other IP235A or IP230A devices to a single IP235A or IP230A module.

KEY IP235A FEATURES

- **User Programmable Interval Timer** – A user programmable interval timer is provided to control the delay between conversions. All channels are simultaneously converted. Then after a delay specified by the interval timer, new digital values are read from memory and all channels are simultaneously converted. This feature supports a minimum interval of 6.7µsec and a maximum interval of 2.09 seconds.
- **Single Step Mode** – On each new software or external trigger, all output channels are simultaneously updated with a new digital value read from their 2K deep waveform memory.
- **One Cycle Output Mode** – Each of the output channels is simultaneously updated with the digital value from its corresponding waveform memory. Conversions start with the first digital value in memory and continue at the rate set by the interval timer until one cycle through waveform memory has completed. Conversions are initiated by issue of a software or external trigger.

- **Continuous Output Mode** – All output channels are simultaneously updated with a new digital value from their corresponding waveform memory. Continuous conversions are implemented by continuously cycling through the waveform memory until halted by software. The interval between conversions is controlled by the interval timer. Conversions are initiated by issue of a software or external trigger.
- **Interrupt Upon Conversion Complete Mode** – The IP235A can be programmed to interrupt after completion of one cycle through waveform memory has completed.

INDUSTRIAL I/O PACK INTERFACE FEATURES

- **High density** – Single-size, industry standard, IP module footprint. Four units mounted on a carrier board provide up to 32 DAC channels in a single system slot. Both VMEbus and ISA bus (PC/AT) carriers are supported.
- **Local ID** – Each IP module has its own 8-bit ID signature which can be read via access to the ID space.
- **16-bit and 8-bit I/O – Port register Read/Write is performed through data transfer cycles in the IP module I/O space.**
- **High Speed** – Access times for all data transfer cycles are described in terms of “wait” states – 1 wait state is required for reading all control registers and ID values. Interrupt select cycles also require 1 wait state for reading the interrupt vector. All write cycles require 1 wait state except for the IP230A-8 where 0 wait state writes are implemented. Read or write of the waveform memory buffers requires 4 wait states.

SIGNAL INTERFACE PRODUCTS

(See Appendix for more information on compatible products)

This IP module will mate directly to any industry standard IP carrier board. Acromag’s AVME9630/9660 3U/6U non-intelligent VMEbus carrier boards and Acromag’s APC8610 ISA bus (PC/AT) carrier board are supported. A wide range of other Acromag IP modules are also available to serve your signal conditioning and interface needs.

The cables and termination panels, described in the following paragraphs, are also available. For optimum performance with the 16-bit IP235A and IP230A analog output modules, use of the shortest possible length of shielded output cable is recommended.

**Cables**

Model 5025-551-X (Shielded Cable): A Flat 50-pin cable with female connectors at both ends for connecting AVME9630/9660, APC8610, or other compatible carrier boards, to Model 5025-552 termination panels. The “-X” suffix of the model number is used to indicate the length in feet. The shielded cable is highly recommended for optimum performance with the IP235A and IP230A analog output module.

**Termination Panels:**

Model 5025-552: A DIN-rail mountable panel that provides 50 screw terminals for universal field I/O termination. Connects to Acromag AVME9630/9660, APC8610, or other compatible carrier boards, via flat 50-pin ribbon cable (Model 5025-551-X).

**Transition Module:**

Model TRANS-GP: This module repeats field I/O connections of IP modules A through D for rear exit from a VMEbus card cage. It is available for use in card cages which provide rear exit for I/O connections via transition modules (transition modules can only be used in card cages specifically designed for them).
It is a double-height (6U), single-slot module with front panel hardware adhering to the VMEbus mechanical dimensions, except for shorter printed circuit board depth. It connects to Acromag Termination Panel 5025-552 from the rear of the card cage, and to AVME9630/9660 boards within the card cage, via flat 50-pin ribbon cable (cable Model 5025-551-X).

**IP MODULE DLL CONTROL SOFTWARE**

Acromag provides a software product (sold separately) to facilitate the development of Windows (98/Me/2000/XP®) applications accessing Acromag Industry Pack models installed on Acromag PCI Carrier Cards and CompactPCI Carrier Cards. This software (Model IPSW-API-WIN) consists of low-level drivers and Windows 32 Dynamic Link Libraries (DLLs) that are compatible with a number of programming environments including Visual C++™, Visual Basic, and others. The DLL functions provide a high-level interface to boards eliminating the need to perform low-level reads/writes of registers, and the writing of interrupt handlers.

**IP MODULE VxWORKS SOFTWARE**

Acromag provides a software product (sold separately) consisting of board VxWorks® software. This software (Model IPSW-API-VXW) is composed of VxWorks® (real time operating system) libraries for all Acromag IP modules and Carriers, PCI I/O Cards, and CompactPCI I/O Cards. The software is implemented as a library of "C" functions which link with existing user code to make possible simple control of all Acromag PCI boards.

### 2.0 PREPARATION FOR USE

**UNPACKING AND INSPECTION**

Upon receipt of this product, inspect the shipping carton for evidence of mishandling during transit. If the shipping carton is badly damaged or water stained, request that the carrier's agent be present when the carton is opened. If the carrier's agent is absent when the carton is opened and the contents of the carton are damaged, keep the carton and packing material for the agent's inspection.  

For repairs to a product damaged in shipment, refer to the Acromag Service Policy to obtain return instructions. It is suggested that salvageable shipping cartons and packing material be saved for future use in the event the product must be shipped.

This board is physically protected with packing material and electrically protected with an anti-static bag during shipment. However, it is recommended that the board be visually inspected for evidence of mishandling prior to applying power.  

The board utilizes static sensitive components and should only be handled at a static-safe workstation.

**CARD CAGE CONSIDERATIONS**

Refer to the specifications for loading and power requirements. Be sure that the system power supplies are able to accommodate the power requirements of the carrier board, plus the installed IP modules, within the voltage tolerances specified.

**IMPORTANT:** Adequate air circulation must be provided to prevent a temperature rise above the maximum operating temperature.

The dense packing of the IP modules to the carrier board restricts air flow within the card cage and is cause for concern. Adequate air circulation must be provided to prevent a temperature rise above the maximum operating temperature and to prolong the life of the electronics. If the installation is in an industrial environment and the board is exposed to environmental air, careful consideration should be given to air-filtering.

**BOARD CONFIGURATION**

The board may be configured differently, depending on the application. Jumper settings are discussed in the following sections. The jumper locations are shown in Drawing 4501-619.

Remove power from the board when configuring hardware jumpers, installing IP modules, cables, termination panels, and field wiring. Refer to Mechanical Assembly Drawing 4501-434 and the following paragraphs for configuration and assembly instructions.

**Default Hardware Jumper Configuration**

The board is shipped from the factory, configured as follows:
- Each analog output range is configured for a bipolar output with a 20 volt span (i.e. a DAC output range of -10 to +10 Volts).
- The default programmable software control register bits at power-up are described in section 3. The control registers must be programmed to the desired mode before starting DAC analog output conversions.

**Analog Output Ranges and Corresponding Digital Codes**

The IP235A and IP230A are designed to accept positive-true binary two’s complement (BTC) input codes which are compatible with bipolar analog output operation. Table 2.1 indicates the relationship between the data format and the ideal analog output voltage for each of the analog output ranges. Selection of an analog output range is implemented via the jumper setting given in Table 2.2.

**Table 2.1: Full-Scale Ranges and Ideal Analog Output**

<table>
<thead>
<tr>
<th>DESCRIPTION</th>
<th>Digital Input Code</th>
<th>ANALOG OUTPUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output Range</td>
<td>±10V</td>
<td>0 to 10V</td>
</tr>
<tr>
<td>LSB (Least Significant Bit) Weight</td>
<td>305V</td>
<td>153V</td>
</tr>
<tr>
<td>+ Full Scale</td>
<td>7FFF, H</td>
<td>9.999695 Volts</td>
</tr>
<tr>
<td>Minus One LSB</td>
<td>FFH</td>
<td></td>
</tr>
<tr>
<td>Midscale</td>
<td>0000, H</td>
<td>0V</td>
</tr>
<tr>
<td>One LSB Below Midscale</td>
<td>FFFH</td>
<td>-305V</td>
</tr>
<tr>
<td>- Full Scale</td>
<td>8000, H</td>
<td>-10V</td>
</tr>
</tbody>
</table>

**Notes (Table 2.1):**

1. Upon power-up or software reset the bipolar ranges will output 0 volts while the unipolar range will output 5 volts.
**Analog Output Range Hardware Jumper Configuration**

The output range of the DACs are individually programmed via hardware jumpers J1 to J8. Jumpers J1 to J8 are used to control channels 0 to 7, respectively. The jumpers control the output voltage span and the selection of unipolar or bipolar output ranges. J1 to J8 pins 1 and 2 control the selection of unipolar or bipolar output ranges. J1 to J8 pins 3 and 4 control the selection of output voltage span. The configuration of the jumpers for the different ranges is shown in Table 2.2. “ON” means that the pins are shorted together with a shorting clip. “OFF” means that the clip has been removed. The individual jumper locations are shown in Drawing 4501-619.

**Table 2.2: Analog Output Range Selections/Jumper Settings**

<table>
<thead>
<tr>
<th>Desired ADC Output Range (VDC)</th>
<th>Output Span (Volts)</th>
<th>Required Output Type</th>
<th>J1 to J8 Pins (1&amp;2)</th>
<th>J1 to J8 Pins (3&amp;4)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-5 to +5</td>
<td>10</td>
<td>Bipolar</td>
<td>ON</td>
<td>ON</td>
</tr>
<tr>
<td>-10 to +10**</td>
<td>20</td>
<td>Bipolar</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td>0 to +10</td>
<td>10</td>
<td>Unipolar</td>
<td>OFF</td>
<td>OFF</td>
</tr>
</tbody>
</table>

**Notes:**

1. The board is shipped with the default jumper setting for the ±10 volt DAC output range.

**Software Configuration**

Software configurable control registers are provided for control of external trigger mode, conversion mode, timer control, and interrupt mode selection. No hardware jumpers are required for control of these functions. These control registers must also be configured as desired before starting DAC analog output conversions. Refer to section 3 for programming details.

**CONNECTORS**

**IP Field I/O Connector (P2)**

P2 provides the field I/O interface connections for mating IP modules to the carrier board. P2 is a 50-pin female receptacle header (AMP 173279-3 or equivalent) which mates to the male connector of the card board (AMP 173280-3 or equivalent). This provides excellent connection integrity and utilizes gold-plating in the mating area. Threaded metric M2 screws and spacers are supplied with the module to provide additional stability for harsh environments (see Mechanical Assembly Drawing 4501-434). The field and logic side connectors are keyed to avoid incorrect assembly.

P2 pin assignments are unique to each IP model (see Table 2.3) and normally correspond to the pin numbers of the field I/O interface connector on the carrier board (you should verify this for your carrier board). When reading Table 2.3 note that channel designations are abbreviated to save space. For example, channel 0 is abbreviated as “+CH00” & “-CH00” for the + & – connections, respectively. Further, note that the output signals all have the same ground reference (“-CH00” and the minus leads of all other channels are connected to analog common on the module).

**Table 2.3: IP235A and IP230A Field I/O Pin Connections (P2)**

<table>
<thead>
<tr>
<th>Pin Description</th>
<th>Number</th>
<th>Pin Description</th>
<th>Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>+CH00</td>
<td>1</td>
<td>COMMON¹</td>
<td>25</td>
</tr>
<tr>
<td>-CH00</td>
<td>2</td>
<td>COMMON¹</td>
<td>26</td>
</tr>
<tr>
<td>COMMON¹</td>
<td>3</td>
<td>COMMON¹</td>
<td>27</td>
</tr>
<tr>
<td>+CH01</td>
<td>4</td>
<td>COMMON¹</td>
<td>28</td>
</tr>
<tr>
<td>-CH01</td>
<td>5</td>
<td>COMMON¹</td>
<td>29</td>
</tr>
<tr>
<td>COMMON¹</td>
<td>6</td>
<td>COMMON¹</td>
<td>30</td>
</tr>
<tr>
<td>+CH02</td>
<td>7</td>
<td>COMMON¹</td>
<td>31</td>
</tr>
<tr>
<td>-CH02</td>
<td>8</td>
<td>COMMON¹</td>
<td>32</td>
</tr>
<tr>
<td>COMMON¹</td>
<td>9</td>
<td>COMMON¹</td>
<td>33</td>
</tr>
<tr>
<td>+CH03</td>
<td>10</td>
<td>COMMON¹</td>
<td>34</td>
</tr>
<tr>
<td>-CH03</td>
<td>11</td>
<td>COMMON¹</td>
<td>35</td>
</tr>
<tr>
<td>COMMON¹</td>
<td>12</td>
<td>COMMON¹</td>
<td>36</td>
</tr>
<tr>
<td>+CH04</td>
<td>13</td>
<td>COMMON¹</td>
<td>37</td>
</tr>
<tr>
<td>-CH04</td>
<td>14</td>
<td>COMMON¹</td>
<td>38</td>
</tr>
<tr>
<td>COMMON¹</td>
<td>15</td>
<td>COMMON¹</td>
<td>39</td>
</tr>
<tr>
<td>+CH05</td>
<td>16</td>
<td>COMMON¹</td>
<td>40</td>
</tr>
<tr>
<td>-CH05</td>
<td>17</td>
<td>COMMON¹</td>
<td>41</td>
</tr>
<tr>
<td>COMMON¹</td>
<td>18</td>
<td>COMMON¹</td>
<td>42</td>
</tr>
<tr>
<td>+CH06</td>
<td>19</td>
<td>COMMON¹</td>
<td>43</td>
</tr>
<tr>
<td>-CH06</td>
<td>20</td>
<td>COMMON¹</td>
<td>44</td>
</tr>
<tr>
<td>COMMON¹</td>
<td>21</td>
<td>COMMON¹</td>
<td>45</td>
</tr>
<tr>
<td>+CH07</td>
<td>22</td>
<td>COMMON¹</td>
<td>46</td>
</tr>
<tr>
<td>-CH07</td>
<td>23</td>
<td>COMMON¹</td>
<td>47</td>
</tr>
<tr>
<td>COMMON¹</td>
<td>24</td>
<td>EXT TRIGGER*</td>
<td>48</td>
</tr>
<tr>
<td>COMMON¹</td>
<td>25</td>
<td>SHIELD</td>
<td>49</td>
</tr>
</tbody>
</table>
| **Notes:**
| 1. The minus leads of all channels are connected to analog common on the module.
| 2. Channels 04 through 07 are only present on 8 channel models.

**Analog Outputs: Noise and Grounding Considerations**

All output channels are referenced to analog common on the module (See Drawing 4501-620 for analog output connections), but each channel has a separate return (minus lead) to maintain accuracy and reduce noise. Still, the accuracy of the voltage output depends on the amount of current loading (impedance of the load) and the length (impedance) of the cabling. High impedance loads, the IP235A and IP230A can source up to 5mA, but the effects of source and cabling resistance should be considered.

Output common is electrically connected to the IP module analog ground which connects to logic ground of the module at the DAC’s. As such, the IP235A and IP230A are non-isolated between the logic and field I/O grounds. Consequently, the field I/O connections are not isolated from the carrier board and backplane. Care should be taken in designing installations without isolation to avoid noise pickup and ground loops caused by multiple ground connections. This is particularly important for analog outputs when a high level of accuracy/resolution is needed. Refer to Drawing 4501-620 for example output and grounding connections.

**External Trigger Input/Output**

The external trigger signal on pin 49 of the P2 connector can be programmed to accept a TTL compatible external trigger input signal, or output hardware trigger generated triggers to allow synchronization of multiple IP235A or IP230A modules.
As an input, the external trigger must be a 5 Volt logic, TTL-compatible, debounced signal referenced to analog common. The trigger pulse must be low for a minimum of 250ns seconds to guarantee acquisition. It must not stay low for more than 6μs seconds, or additional, unwanted conversions may be triggered. The actual conversion is triggered within 6.25μs seconds of the falling edge of the external trigger signal. This type of conversion triggering can be used to synchronize generation of analog output signals to external events.

As an output an active-low TTL signal can be driven to additional IP235As, thus providing a means to synchronize the conversions of multiple IP235As. The additional IP235As must program their external trigger for signal input and convert on external trigger only mode. The trigger pulse generated is low for typically 125n seconds. See section 3.0 for programming details to make use of this signal.

**IP Logic Interface Connector (P1)**

P1 of the IP module provides the logic interface to the mating connector on the carrier board. This connector is a 50-pin female receptacle header (AMP 173279-3 or equivalent) which mates to the male connector of the carrier board (AMP 173280-3 or equivalent). This provides excellent connection integrity and utilizes gold-plating in the mating area. Threaded metric M2 screws and spacers are supplied with the IP module to provide additional stability for harsh environments (see Drawing 4501-434 for assembly details). Field and logic side connectors are keyed to avoid incorrect assembly. The pin assignments of P1 are standard for all IP modules according to the Industrial I/O Pack Specification (see Table 2.4).

### Table 2.4: Standard Logic Interface Connections (P1)

<table>
<thead>
<tr>
<th>Pin Description</th>
<th>Number</th>
<th>Pin Description</th>
<th>Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>GND</td>
<td>1</td>
<td>GND</td>
<td>26</td>
</tr>
<tr>
<td>CLK</td>
<td>2</td>
<td>+5V</td>
<td>27</td>
</tr>
<tr>
<td>Reset*</td>
<td>3</td>
<td>R/W*</td>
<td>28</td>
</tr>
<tr>
<td>D00</td>
<td>4</td>
<td>IDSEL*</td>
<td>29</td>
</tr>
<tr>
<td>D01</td>
<td>5</td>
<td>DMAReq0*</td>
<td>30</td>
</tr>
<tr>
<td>D02</td>
<td>6</td>
<td>MEMSEL*</td>
<td>31</td>
</tr>
<tr>
<td>D03</td>
<td>7</td>
<td>DMAReq1*</td>
<td>32</td>
</tr>
<tr>
<td>D04</td>
<td>8</td>
<td>IntSel*</td>
<td>33</td>
</tr>
<tr>
<td>D05</td>
<td>9</td>
<td>DMAck0*</td>
<td>34</td>
</tr>
<tr>
<td>D06</td>
<td>10</td>
<td>IOSEL*</td>
<td>35</td>
</tr>
<tr>
<td>D07</td>
<td>11</td>
<td>RESERVED</td>
<td>36</td>
</tr>
<tr>
<td>D08</td>
<td>12</td>
<td>A1</td>
<td>37</td>
</tr>
<tr>
<td>D09</td>
<td>13</td>
<td>DMAEnd*</td>
<td>38</td>
</tr>
<tr>
<td>D10</td>
<td>14</td>
<td>A2</td>
<td>39</td>
</tr>
<tr>
<td>D11</td>
<td>15</td>
<td>ERROR*</td>
<td>40</td>
</tr>
<tr>
<td>D12</td>
<td>16</td>
<td>A3</td>
<td>41</td>
</tr>
<tr>
<td>D13</td>
<td>17</td>
<td>INTReq0*</td>
<td>42</td>
</tr>
<tr>
<td>D14</td>
<td>18</td>
<td>A4</td>
<td>43</td>
</tr>
<tr>
<td>D15</td>
<td>19</td>
<td>INTReq1*</td>
<td>44</td>
</tr>
<tr>
<td>BS0*</td>
<td>20</td>
<td>A5</td>
<td>45</td>
</tr>
<tr>
<td>BS1*</td>
<td>21</td>
<td>STROBE*</td>
<td>46</td>
</tr>
<tr>
<td>-12V</td>
<td>22</td>
<td>A6</td>
<td>47</td>
</tr>
<tr>
<td>+12V</td>
<td>23</td>
<td>ACK*</td>
<td>48</td>
</tr>
<tr>
<td>+5V</td>
<td>24</td>
<td>RESERVED</td>
<td>49</td>
</tr>
<tr>
<td>GND</td>
<td>25</td>
<td>GND</td>
<td>50</td>
</tr>
</tbody>
</table>

An Asterisk (*) is used to indicate an active-low signal. **BOLD ITALIC** Logic Lines are NOT USED by this IP Model.

### 3.0 PROGRAMMING INFORMATION

#### IP IDENTIFICATION – (Read Only, 32 Odd-Byte Addresses)

Each IP module contains identification (ID) information that resides in the ID space per the IP module specification. This area of memory contains 32 bytes of information at most. Both fixed and variable information may be present within the ID space. Fixed information includes the “IPAC” identifier, model number, and manufacturer’s identification codes. Variable information includes unique information required for the module. The IP235A and IP230A ID information space does not contain any variable (e.g. unique calibration) information. ID space bytes are addressed using only the odd addresses in a 64 byte block (on the “Big Endian” VMEbus). Even addresses are addressed on the “Little Endian” PC ISA bus. The IP235A and IP230A ID space contents are shown in Table 3.1. Note that the base-address for the IP module ID space (see your carrier board instructions) must be added to the addresses shown to properly access the ID space. Execution of an ID space read requires 1 wait state.

### Table 3.1: IP235A ID Space Identification (ID)

<table>
<thead>
<tr>
<th>Hex Offset From ID PROM Base Address</th>
<th>ASCII Character Equivalent</th>
<th>Numeric Value (Hex)</th>
<th>Field Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>I</td>
<td>49</td>
<td>All IP’s have ‘IPAC’</td>
</tr>
<tr>
<td>03</td>
<td>P</td>
<td>50</td>
<td></td>
</tr>
<tr>
<td>05</td>
<td>A</td>
<td>41</td>
<td></td>
</tr>
<tr>
<td>07</td>
<td>C</td>
<td>43</td>
<td></td>
</tr>
<tr>
<td>09</td>
<td>A3</td>
<td></td>
<td>Acromag ID Code</td>
</tr>
<tr>
<td>0B</td>
<td>12(IP235A-8)</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>18(IP230A-8)</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>19(IP230A-4)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0D</td>
<td>00</td>
<td>Not Used (Revision)</td>
<td></td>
</tr>
<tr>
<td>0F</td>
<td>00</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>00</td>
<td>Not Used (Driver ID Low Byte)</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>00</td>
<td>Not Used (Driver ID High Byte)</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>0C</td>
<td>Total Number of ID PROM Bytes</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>D8</td>
<td>IP235A-8</td>
<td></td>
</tr>
<tr>
<td></td>
<td>96</td>
<td>IP230A-8</td>
<td></td>
</tr>
<tr>
<td></td>
<td>F7</td>
<td>IP230A-4</td>
<td></td>
</tr>
<tr>
<td>19 to 3F</td>
<td>yy</td>
<td>Not Used</td>
<td></td>
</tr>
</tbody>
</table>

**Notes (Table 3.1):**

1. The IP model number is represented by a two-digit code within the ID space (for example the IP235A-8 model is represented by 12 Hex).

#### I/O SPACE ADDRESS MAP

This board is addressable in the Industrial Pack I/O space to control the conversion of analog outputs to the field. As such, three types of information are stored in the I/O space: control, status, and data.

The I/O space may be as large as 64, 16-bit words (128 bytes) using address lines A1 to A6, but the IP235A and IP230A use only a
portion of this space. The I/O space address map for the IP235A and IP230A is shown in Table 3.2. Note that the base address for the IP module I/O space (see your carrier board instructions) must be added to the addresses shown to properly access the I/O space.

Table 3.2: IP235A & IP230A I/O Space Address Memory Map

<table>
<thead>
<tr>
<th>Hex Base</th>
<th>D15</th>
<th>MSB</th>
<th>D08</th>
<th>LSB</th>
<th>D07</th>
<th>D00</th>
<th>Hex Base</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Control Register</td>
<td>01</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>02</td>
<td>Not Used</td>
<td>Timer Prescaler</td>
<td>03</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>04</td>
<td>Conversion Timer</td>
<td>05</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>06</td>
<td>Waveform Memory Data Register</td>
<td>07</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>08</td>
<td>Waveform Memory Address Register</td>
<td>09</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0A</td>
<td>Rd</td>
<td>Wr</td>
<td>Calibration Coefficient Address</td>
<td>Calibration Coefficient Write Data</td>
<td>0B</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0C</td>
<td>Calibration Coefficient Read Data</td>
<td>Wr Busy</td>
<td>Rd Comp</td>
<td>0D</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0E</td>
<td>Not Used</td>
<td>Bits15 to Bit 01</td>
<td>Start Convert Bit 0</td>
<td>0F</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>DAC Channel 0</td>
<td>11</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>DAC Channel 1</td>
<td>13</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>DAC Channel 2</td>
<td>15</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>DAC Channel 3</td>
<td>17</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>DAC Channel 4</td>
<td>19</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1A</td>
<td>DAC Channel 5</td>
<td>1B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1C</td>
<td>DAC Channel 6</td>
<td>1D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1E</td>
<td>DAC Channel 7</td>
<td>1F</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>Not Used</td>
<td>Interrupt Vector</td>
<td>21</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>Reserved</td>
<td>Not Used</td>
<td>23</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>Not Used</td>
<td>25</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7E</td>
<td>Not Used</td>
<td>7F</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes (Table 3.2):
1. The IP will not respond to addresses that are “Not Used”.
2. All Reads are 1 wait state (except read or write of the waveform memory which requires 4 wait states). Writes are 1 wait state except for the IP230A-8 which has 0 wait states.
3. These registers are not used on the IP230A since the IP230A does not include waveform memory or interrupt capability.
4. Channels 4-7 are only present on 8 channel models.
5. This byte is reserved for use at the factory to enable writing of the calibration coefficients.

This memory map reflects byte accesses using the “Big Endian” byte ordering format. Big Endian is the convention used in the Motorola 68000 microprocessor family and is the VMEbus convention. In Big Endian, the lower-order byte is stored at odd-byte addresses. The Intel x86 family of microprocessors uses the opposite convention, or “Little Endian” byte ordering. Little Endian uses even-byte addresses to store the low-order byte. As such, installation of this module on a PC carrier board will require the use of the even address locations to access the lower 8-bit data while on a VMEbus carrier use of odd address locations are required.

Control Register, (Read/Write) – (Base + 00H)

This read/write register is used to: individually select a waveform memory buffer for read or write, control the external trigger, select one of the digital-to-analog conversion modes, enable interrupts, and issue a software reset.

The function of each of the control register bits are described in Table 3.3. This register can be read or written with either 8-bit or 16-bit data transfers. A power-up or system reset sets all control register bits to 0.

Table 3.3: Control Register

<table>
<thead>
<tr>
<th>BIT</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>2,1,0</td>
<td>Waveform Memory Select for Read or Write</td>
</tr>
<tr>
<td>000 = Channel 0</td>
<td></td>
</tr>
<tr>
<td>001 = Channel 1</td>
<td></td>
</tr>
<tr>
<td>010 = Channel 2</td>
<td></td>
</tr>
<tr>
<td>011 = Channel 3</td>
<td></td>
</tr>
<tr>
<td>100 = Channel 4</td>
<td></td>
</tr>
<tr>
<td>101 = Channel 5</td>
<td></td>
</tr>
<tr>
<td>110 = Channel 6</td>
<td></td>
</tr>
<tr>
<td>111 = Channel 7</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Not Used</td>
</tr>
</tbody>
</table>

4 Automatic Increment of Memory Address
0 = Automatic Increment Disabled
1 = Automatic Increment Enabled

This bit when set will automatically increment the value of the address used to access waveform memory. After completion of a memory read or write cycle the address is automatically incremented for the next access.

6, 5 External Trigger Control
00 = External Trigger Input: External, Software, and Internal Timer triggers are all enabled
01 = External Trigger Input: External triggers are only enabled. Software and Internal Timer triggers are disabled.
10 = External Trigger Output: Software and Internal Timer triggers are output on the External trigger pin of the field I/O connector.

It is possible to synchronize the conversion of multiple IP235A or IP230A modules. A single master IP235A or IP230A must be selected to output the external trigger signal (bit 6 and 5 set to “10”) while all other modules are selected to input the external trigger signal (bit 6 and 5 set to “01”). The external trigger signals (pin 49 of the field I/O connector) of all modules to be synchronized must be wired together.
The Timer Prescaler has a minimum allowed value restriction of 35 hex or 53 decimal. A Timer Prescaler value of less than 53 (decimal) will result in unpredictable operation. This minimum value corresponds to a conversion interval of 6.625 \( \mu \) seconds which translates to the maximum conversion rate of about 150KHz. Although the board will operate at the 150KHz conversion rate, conversion accuracy will be sacrificed. To achieve specified conversion accuracy, a maximum conversion rate of 100KHz is recommended (see the specification chapter for details regarding accuracy).

The formula used to calculate and determine the desired Timer Prescaler value is given in the Conversion Timer section which immediately follows.

Reading or writing to this register is possible via 16-bit or 8-bit data transfers. The Timer Prescaler register contents are cleared upon reset.

<table>
<thead>
<tr>
<th>Notes (Table 3.3):</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. All bits labeled “Not Used” will return the last value written on a read access.</td>
</tr>
<tr>
<td>2. These bits are not used on the IP230A since the IP230A does not include waveform memory or interrupt capability.</td>
</tr>
<tr>
<td>3. Bits 11 to 15 will return random values when read.</td>
</tr>
</tbody>
</table>

**Timer Prescaler Register (Read/Write, 03H)**

The Timer Prescaler register is an 8-bit register that can be written with an 8-bit or 16-bit data transfer to control the interval time between conversions. This register is defined for the IP235A module only since the IP230A does not include an internal timer.

<table>
<thead>
<tr>
<th>Timer Prescaler Register</th>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>07 06 05 04 03 02 01 00</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

This 8-bit number divides the 8 MHz clock signal. The clock signal is further divided by the number held in the Conversion Timer Register. The resulting frequency can be used to generate periodic triggers for precisely timed intervals between conversions.

**Conversion Timer Register (Read/Write, 04H)**

The Conversion Timer Register can be written to control the interval time between conversions. Read or writing to this register is possible with either 16-bit or 8-bit data transfers. This register’s contents are cleared upon reset. This register is defined for the IP235A module only since the IP230A does not include an internal timer.

<table>
<thead>
<tr>
<th>Conversion Timer Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSB</td>
</tr>
<tr>
<td>15</td>
</tr>
<tr>
<td>13</td>
</tr>
<tr>
<td>11</td>
</tr>
<tr>
<td>09</td>
</tr>
<tr>
<td>07</td>
</tr>
<tr>
<td>05</td>
</tr>
<tr>
<td>03</td>
</tr>
<tr>
<td>01</td>
</tr>
</tbody>
</table>

This 16-bit number is the second divisor of the 8MHz clock signal and is used together with the Timer Prescaler Register to derive the frequency of periodic triggers for precisely timed intervals between conversions.

The interval time between conversion triggers is generated by cascading two counters. The first counter, the Timer Prescaler, is clocked by the 8MHz clock signal. The output of this clock is input to the second counter, the Conversion Timer, whose output is used to generate periodic trigger pulses. The time period between trigger pulses is described by the following equation:

\[
\frac{\text{Timer Prescaler} \times \text{Conversion Timer}}{8} = T \text{ in } \mu \text{ seconds}
\]

Where: \( T \) = time period between trigger pulses in microseconds. **Timer Prescaler** can be any value between 53 and 255 decimal. **Conversion Timer** can be any value between 1 and 65,535 decimal.

The maximum period of time which can be programmed to occur between conversions is (255 \* 65,535) \* 8 = 2.0889 seconds. The minimum time interval which can be programmed to occur is (53 + 1) \* 8 = 6.625\(\mu\) seconds. This minimum of 6.625\(\mu\) seconds is defined by the minimum conversion time of the hardware but does sacrifice conversion accuracy. To achieve specified conversion accuracy a minimum conversion time of 10\(\mu\) seconds is recommended (see the specification chapter for details regarding accuracy).

**Waveform Memory Data Register (Read/Write, 06H)**

The Waveform Memory Data register is used to provide read or write access to waveform memory. Reading or writing to this register is possible via 16-bit data transfers only. This register is defined for the IP235A module only since the IP230A does not include waveform memory.

In order to properly access the waveform memory, which constitutes 2048 words for each of the DAC channels, an address pointer to a single word in memory must first be specified. The address is specified via the least significant 3-bits of the control register and the Waveform Memory Address register. The first three bits of the control register are used to select a specific channel’s waveform memory block. The Waveform Memory Address register is used to point to one of the 2048 words corresponding to the selected channel.
All read or write accesses to the Waveform Memory Data register will in turn implement an access to waveform memory at the address specified by the control register and the Waveform Address register.

The address specified in the Waveform Memory Address register will be automatically incremented after the read or write cycle is completed if bit-4 of the control register is set to “1”. Thus, when consecutive locations within the waveform memory are accessed the Waveform Memory Address register need not be manually updated by software.

Read or write accesses to this register require four wait states. A software or hardware reset has no affect on this register.

**Waveform Memory Address Register (Write Only, 08H)**

The Waveform Memory Address register is used to point to one of 2048 words in waveform memory. Bits 1 to 11 are used to specify one of 2048 words that can be accessed via a read or write to the Waveform Memory Data register. Writing to this register is possible via 16-bit data transfers only. This register is defined for the IP235A module only since the IP230A does not include waveform memory.

<table>
<thead>
<tr>
<th>Waveform Memory Address Register</th>
<th>Address Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unused</td>
<td>15, 14, 13, 12</td>
</tr>
<tr>
<td>11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1</td>
<td>0</td>
</tr>
</tbody>
</table>

In order to properly access the waveform memory, which constitutes 2048 words for each of the DAC channels, an address pointer to a single word in memory must be first specified. The address is specified via the least significant 3-bits of the Control register and 11-bits of this Waveform Memory Address register. The first three bits of the control register are used to select the channel to be accessed while the Waveform Memory Address register is used to point to one of 2048 words. After the address is programmed, an access to the Waveform Memory Data register is required to implement the actual memory access.

The address specified in the Waveform Memory Address register will be automatically incremented after the read or write cycle to the Waveform Memory Data register is completed if bit-4 of the control register is set to “1”. Thus, when consecutive locations within the waveform memory are accessed the Waveform Memory Address register need not be manually incremented by software.

A write access to this register requires one wait state. A software or hardware reset will clear this register to zero.

**Calibration Coefficient Access Register (Write, 0AH)**

This register configures access to the calibration coefficient memory. Calibration data is provided so that software can adjust and improve the accuracy of the analog output voltage over the uncalibrated state. Each channel’s unique offset and gain calibration coefficients are stored in this memory. These coefficients can be retrieved using this register.

The Calibration Coefficient Access Register is a write-only register and is used to configure and initiate a read cycle to the calibration coefficient memory. Setting bit-15 of this register high, to a “1”, initiates a read cycle.

The address of the calibration coefficient to be read must be specified on bits 14 to 8 of Calibration Coefficient Access register. The address location of each of the gain and offset coefficient is given in table 3.4.

<table>
<thead>
<tr>
<th>Most Significant Byte of Calibration Coefficient Access Reg</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read or Write~</td>
</tr>
<tr>
<td>15</td>
</tr>
</tbody>
</table>

Write accesses to the Calibration Coefficient Access register require one wait state and are possible via 16-bit data transfers only. A software or hardware reset has no affect on this register.

The address location of each of the gain and offset coefficients is given in table 3.4. The address corresponding to each of the offset and gain coefficients for each of the channels and ranges is given in hex. The coefficients are 16-bit values with the most significant byte at the even addresses and the least significant bytes at the odd addresses for big endian systems. The calibration coefficients are stored as 1/4 LSB’s. For additional details on the use of the calibration coefficients, refer to the “Use of Calibration Data” section.

### Table 3.4: Offset and Gain Address Memory Map

<table>
<thead>
<tr>
<th>Channel</th>
<th>Offset Coefficient Address (Hex)</th>
<th>Gain Coefficient Address (Hex)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>MSB</td>
<td>LSB</td>
</tr>
<tr>
<td>±10 Volt Range</td>
<td>0</td>
<td>00</td>
</tr>
<tr>
<td>±5 Volt Range</td>
<td>1</td>
<td>04</td>
</tr>
<tr>
<td>0 to 10 Volt Range</td>
<td>3</td>
<td>0C</td>
</tr>
<tr>
<td>±10 Volt Range</td>
<td>5</td>
<td>14</td>
</tr>
<tr>
<td>±5 Volt Range</td>
<td>7</td>
<td>1C</td>
</tr>
<tr>
<td>0 to 10 Volt Range</td>
<td>1</td>
<td>24</td>
</tr>
<tr>
<td>±10 Volt Range</td>
<td>3</td>
<td>2C</td>
</tr>
<tr>
<td>±5 Volt Range</td>
<td>5</td>
<td>34</td>
</tr>
<tr>
<td>0 to 10 Volt Range</td>
<td>7</td>
<td>3C</td>
</tr>
<tr>
<td>±10 Volt Range</td>
<td>1</td>
<td>44</td>
</tr>
<tr>
<td>±5 Volt Range</td>
<td>3</td>
<td>4C</td>
</tr>
<tr>
<td>0 to 10 Volt Range</td>
<td>5</td>
<td>54</td>
</tr>
<tr>
<td>±10 Volt Range</td>
<td>7</td>
<td>5C</td>
</tr>
</tbody>
</table>

**Calibration Coefficient Status Register (Read, 0CH)**

The Calibration Coefficient Status register is a read-only register and is used to access the calibration coefficient read data and determine the status of a read cycle initiated by the Calibration Coefficient Access register. In addition this register is used to determine the status of a write cycle to the coefficient memory.
Bit-1 of this register when set indicates the coefficient memory is busy completing a write cycle.

All read accesses to this Calibration Coefficient Status register initiate an approximately 1m second access to the coefficient memory. Thus, you must wait 1m second after reading this status register before a new read or write cycle to the coefficient memory can be initiated.

A read request of the coefficient memory, initiated through the Calibration Coefficient Access register, will provide the addressed byte of the calibration coefficient on data bits 15 to 8 of the Calibration Coefficient Status register. Although the read request via the Calibration Coefficient Access register is accomplished in less than 800n seconds, typically, the calibration coefficient will not be available in the Calibration Coefficient Status register for approximately 2.5m seconds.

Bit-0 of the Calibration Coefficient Status register is the read complete status bit. This bit will be set high to indicate that the requested calibration coefficient is available on data bits 15 to 8 of this status register. This bit is cleared upon initiation of a new read access of the coefficient memory or upon issue of a software or hardware reset.

Writes to calibration coefficient memory required a special enable code. Writes to coefficient memory are normally only performed at the factory. The module should be returned to Acromag if recalibration is needed.

A write operation to the calibration coefficient memory, initiated via the Calibration Coefficient Access register, will take approximately 5m seconds. Bit-1 of the Calibration Coefficient Status register serves as a write operation busy status indicator. Bit-1 will be set high upon initiation of a write operation, and bit-1 will remain high until the requested write operation has completed. New read or write accesses to the coefficient memory, via the Calibration Coefficient Access register, should not be initiated unless the write busy status bit-1 is clear (set low to 0). A software or hardware reset of the IP module will also clear this bit to 0.

Read accesses to Calibration Coefficient Status register require one wait state and are possible via 16-bit data transfers only. A software or hardware reset will clear all bits to 0.

Start Convert Register (Write Only, 0FH)

The Start Convert register is a write-only register and is used to trigger conversions by setting data bit-0 to a logic one. The desired mode of conversion must first be configured by setting the following registers to the desired values and modes: Control, Interrupt Vector, Timer Prescaler, and Conversion Timer.

This register can be written with either a 16-bit or 8-bit data value. Data bit-0 must be a logic one to initiate data conversions.

When External Trigger Only mode is selected via bits 6 and 5 of the control register (set to “01”), the Software Start Convert bit is disabled from starting data conversions.

---

<table>
<thead>
<tr>
<th>Start Convert Register</th>
<th>Not Used</th>
<th>Start Convert</th>
</tr>
</thead>
<tbody>
<tr>
<td>07 06 05 04 03 02 01 00</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The actual conversion will be initiated 6.625μs seconds after setting the Start Convert Bit. Thus in single conversion mode, you cannot reload the DAC registers with new data until at least 6.625μs seconds after a start convert.

DAC Channel Registers (Write Only, 10H to 1EH)

The DAC Channel registers are write only registers and are used to hold the 16-bit digital values that are to be output to the Digital-to-Analog-Converter’s (DAC’s). The contents of the DAC registers are simultaneously transferred to their corresponding converter upon issue of a software or external trigger.

Table 3.2 lists each of the DAC Channel registers with their corresponding hex address in I/O space memory.

Writing this register requires one wait state for all but the IP230A-8 which requires 0 wait states and is possible via 16 or 8 bit data transfers. Software or hardware resets will clear the contents of the DAC Channel registers to 0.

Interrupt Vector Register (Read/Write, 21H)

The Vector Register can be written with an 8-bit interrupt vector. This vector is provided to the carrier and system bus upon an active INTSEL* cycle. Reading or writing to this register is possible via 16-bit or 8-bit data transfers.

This register is defined for the IP235A module only since the IP230A does not include interrupt capability.

---

<table>
<thead>
<tr>
<th>Interrupt Vector Register</th>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>07 06 05 04 03 02 01 00</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Interrupts are released on an interrupt acknowledge cycle. Reading the interrupt vector during an interrupt acknowledge cycle signals the IP235A to remove its interrupt request. Issue of a software or hardware reset will clear the contents of this register to 0.

DAC Modes of Conversion

The IP235A provides four methods of analog output operation for maximum flexibility with different applications. The IP230A provides a single method of analog output operation. The following sections describe the features of each and how to best use them.

Single Conversion from DAC Register-Mode

This mode of operation can be used on the IP235A and IP230A modules. It can be used to update from a single DAC channel to all DAC channels with a new analog output voltage. With each conversion, initiated by a software or external trigger, the digital values in each of the DAC Channel registers are simultaneously moved to their corresponding converter for update of their analog output signal. It is possible to keep a given channel’s analog voltage unchanged by simply keeping the digital value in the channel’s DAC register unchanged. Only those channels with updated digital values

---
in their corresponding DAC Channel registers will result in different analog output voltages.

Each of the DAC Channel register’s digital values is moved to its corresponding converter for simultaneous conversion upon issue of a software or external trigger.

**Single Conversion from Waveform Memory-Mode**

In Single Conversion from Waveform Memory mode of operation, one value for each of the channels is moved from waveform memory to its corresponding converter. All channels are simultaneously updated. This mode of operation is only available on the IP235A modules.

To initiate this mode of operation the control register must be set with the DAC conversion mode “011”, or “100” (interrupt enabled conversion mode is only available in the IP235A modules). Then, issuing a software start convert or external trigger will initiate the simultaneous update of all channels. The interval timer is not used in this mode of operation.

**Cycle Once Through Waveform Memory and Stop-Mode**

In Cycle Once Through Waveform Memory mode of operation, one pass through waveform memory for each of the channels is implemented. That is, 2048 values for each of the channels are converted. The first value converted for each of the channels corresponds to address zero while the last value corresponds to address 2047. All channels are simultaneously updated at an interval controlled by the interval timer or external trigger signal. This mode of operation also includes an option to issue an interrupt upon conversion of the last digital value in waveform memory. This conversion mode is only available on the IP230A modules.

To initiate this mode of operation the control register must be set with the DAC conversion mode “011”, or “100” (interrupt enabled) on bits 10 to 8. Then, issuing a software start convert or external trigger will initiate the simultaneous update of all channels. The interval timer is not used in this mode of operation.

**Continuously Cycle Through Waveform Memory - Mode**

In the Continuous Cycle mode of operation, the hardware controls the continuous cycling through waveform memory for each of the channels. Digital data from each channel’s corresponding waveform memory is simultaneously transferred and converted at the rate specified by the interval timer or external trigger. This mode of operation is ideal for waveform generation. This conversion mode is only available on the IP235A modules.

To initiate this mode of operation the control register must be set with DAC conversion mode “101” on bits 10 to 8. Then, issuing a software start convert or external trigger will initiate the simultaneous update of all channels.

**Convert On External Trigger Only**

When bit-6 and 5 of the control register are set to digital code “01”, each conversion is initiated by an external trigger only (logic low pulse) input to the EXT TRIGGER* signal of the P2 connector. Conversions are performed for each channel simultaneously with each external trigger pulse. The interval between conversions is controlled by the period between external triggers. The interval timer has no functionality in this mode of operation.

The external trigger signal is configured as an input for this mode of operation.

External Trigger Only mode of operation can be used to synchronize multiple IP235A modules to a single module running in a continuous cycle mode. The external trigger, of the IP235A “master”, must be programmed as an output. The external trigger signal of that IP235A must then be connected to the external trigger signal of all other IP235A modules, programmed for external trigger input, that are to be synchronized. These other IP235A modules must be programmed for External Trigger Input only mode. Data conversion can then be started by writing high to the Start Convert bit of the master IP235A configured for continuous cycle mode.

**PROGRAMMING CONSIDERATIONS FOR GENERATION OF ANALOG OUTPUTS**

The IP235A and IP230A provide different methods of analog output generation to give the user maximum flexibility for each application. Examples are presented in the following sections to illustrate programming the different modes of operation.

**Single Conversion from DAC Register Example**

This mode of operation is available on both the IP235A and IP230A modules.

1. Execute Write of 0100H to Control Register at Base Address + 00H.
   a) External, Software, and Hardware triggers are all enabled.
   b) Single Conversion from DAC registers is enabled.
2. Execute Write of 7FFFH to each DAC Channel Register starting at Base Address + 10H. This will drive each analog output to plus full scale minus one least significant bit.
3. Execute Write 0001H to the Start Convert Bit at Base Address + 0EH. This starts the simultaneous transfer of the digital data in each DAC Channel register to its corresponding converter for analog conversion.

**Single Conversion from Waveform Memory Example**

This mode of operation is only available on the IP235A module. In this example, only channel 0 and 1’s analog outputs are to be updated to minus full scale and mid-scale, respectively. This example assumes the waveform memory corresponding to channels 2 to 7 has previously been loaded with their desired digital values.

1. Execute Write of 0200H to Control Register at Base Address + 00H.
   a) Channel 0’s Waveform Memory bank is selected.
   b) External, Software, and Hardware triggers are all enabled
   c) Single Conversion from waveform memory is enabled.
2. Execute Write of 0H to the Waveform Memory Address Register at Base Address + 08H. The first location in the waveform memory bank is selected.
3. Execute Write of 8000H to Waveform Memory Data Register at Base Address + 06H. Channel 0’s first Waveform Memory location is written with digital value 8000H. This digital value will provide a minus full scale analog output on channel 0 when converted.

4. Execute Write of 0201H to Control Register at Base Address + 00H. Channel 1’s Waveform Memory bank is selected.

5. Execute Write of 0H to Waveform Memory Data Register at Base Address + 06H. Channel 1’s first Waveform Memory location is written with digital value 0H. This digital value will provide a mid-scale analog output on channel 1 when converted.

6. Execute Write of 0001H to the Start Convert Bit at Base Address + 0EH. This starts the simultaneous transfer of digital data from each of the waveform memories to its corresponding converter for analog conversions.

**Cycle Once Through Waveform Memory and Stop Example**

This mode of operation is only available on the IP235A module. This example assumes the waveform memory corresponding to each of the channels has previously been loaded with the desired digital values, with the exception of channel 7’s first two digital values in memory which are to be updated to minus full scale and mid-scale, respectively. In addition, the interval timer will be set for an 80µs second interval.

1. Execute Write of 0317H to Control Register at Base Address + 00H.
   a) Channel 7’s Waveform Memory bank is selected.
   b) Automatic increment of memory address is selected.
   c) External, Software, and Hardware timer generated triggers are all enabled.
   d) Cycle once through waveform memory mode is selected.

2. Execute Write of 0H to the Waveform Memory Address Register at Base Address + 08H. The first location in the waveform memory corresponding to channel 7 is selected.

3. Execute Write of 8000H to Waveform Memory Data Register at Base Address + 06H. Channel 7’s first Waveform Memory location is written with digital value 8000H. This digital value will provide a minus full scale analog output when converted.

4. Execute Write of 0H to Waveform Memory Data Register at Base Address + 06H. Channel 7’s second Waveform Memory location is written with digital value 0H. This digital value will provide a mid-scale analog output when converted. Note that the waveform memory address was automatically incremented to point to this second location in waveform memory.

5. Execute Write of 50H to the Timer Prescaler Register at Base Address + 02H. This sets the Timer Prescaler to 80 decimal.

6. Execute Write of 08H to the Conversion Timer Register at Base Address + 04H. The conversion timer in conjunction with the Timer Prescaler sets the interval time between conversions to \((80 \times 8) = 80\mu s\) seconds.

7. Execute Write of 0001H to the Start Convert Bit at Base Address + 0EH. This starts the simultaneous transfer of digital data from each of the waveform memories to its corresponding converter for analog conversions. Conversions will continue until one cycle through waveform memory for all of the channels is completed.

**Cycle Once Through Waveform Memory with Interrupt Example**

An interrupt can be enabled for generation after completion of one cycle through waveform memory. Interrupts generated by the IP235A use interrupt request line INTREQ0* (Interrupt Request 0). The interrupt release mechanism is Release On Acknowledge (ROACK) type. That is, the IP235A will release the INTREQ0* signal during an interrupt acknowledge cycle from the carrier.

The IP235A Interrupt Vector register can be used as a pointer to an interrupt handling routine. The vector is an 8-bit value and can be used to point to any one of 256 possible locations to access the interrupt handling routine.

This example assumes that the IP235A is installed onto an Acromag AVME9630/60 carrier board (consult your carrier board documentation for compatibility details).

1. Clear the global interrupt enable bit in the carrier board status register by writing a “0” to bit 3.
2. Write the interrupt vector to the IP235A Module at base address + 21H.
3. Write to the carrier board interrupt Level Register to program the desired interrupt level per bits 2, 1, & 0.
4. Write “1” to the carrier board IP Interrupt Clear Register corresponding to the desired IP interrupt request being configured.
5. Write “1” to the carrier board IP Interrupt Enable Register bit corresponding to the IP interrupt request to be enabled.
6. Enable interrupts for the carrier board by writing a “1” to bit 3 (the Global Interrupt Enable Bit) of the carrier board’s Status Register.
7. Execute Write of 0400H to the IP235A Control Register at Base Address + 00H. This enables the IP235A to interrupt after one cycle through waveform memory.
8. Interrupts can now be generated after conversions are started via a software or external trigger.

**General Sequence of Events for Processing an Interrupt**

1. The IP235A asserts the Interrupt Request 0 Line (INTREQ0*) in response to an interrupt condition.
2. The AVME9630/60 carrier board acts as an interrupter in making the VMEbus interrupt request (IRQx*) corresponding to the IP interrupt request.
3. The VMEbus host (interrupt handler) asserts IACK* and the level of the interrupt it is seeking on A01-A03.
4. When the asserted VMEbus IACKIN* signal (daisy-chained) is passed to the AVME9630/60, the carrier board will check if the level requested matches that specified by the host. If it matches, the carrier board will assert the INTSEL* line to the appropriate IP together with (carrier board generated) address bit A1 to select which interrupt request is being processed (A1 low corresponds to INTREQ0*).
5. The IP235A puts the interrupt vector on the local data bus (D00-D07 for the D08 [O] interrupter) and asserts ACK* to the carrier board. The carrier board passes this along to the VMEbus (D08[O]) and asserts DTACK*.
6. The host uses the vector to form a pointer to an interrupt service routine for the interrupt handler to begin execution.
7. Example of Generic Interrupt Handler Actions:
USE OF CALIBRATION DATA

Calibration data is provided in the form of calibration coefficients, so the user can adjust and improve the accuracy of the analog output voltage over the uncalibrated state. Each channel's unique offset and gain calibration coefficients are stored in memory. The use of software calibration allows the elimination of hardware calibration potentiometers traditionally used in producing precision analog outputs.

Software calibration uses some fairly complex equations. Acromag provides you with the Industrial I/O Pack Software Library diskette to make communication with the board and calibration easy. It relieves you from having to turn the equations of the following sections into debugged software calibration code. The functions are written in the "C" programming language and can be linked into your application. Refer to the "README.TXT" file in the root directory and the "INFO235.TXT" or "INFO230.TXT" file in the "IP235A" or "IP230A" subdirectory on the diskette for details.

Uncalibrated Performance

The uncalibrated performance is affected by two primary error sources. These are the channel's offset and gain errors. The use of channel specific calibration coefficients to accurately adjust offset and gain is important because the worst case uncalibrated error can be significant (although the typical uncalibrated errors observed may be much less). See the specification chapter for details regarding maximum uncalibrated error.

Calibrated Performance

Accurate calibration of the IP235A and IP230A can be accomplished through software control by using calibration coefficients to adjust the analog output voltage. Unique calibration coefficients are stored in memory as (1/4 LSB's) for each specific channel. Once retrieved, the channel's unique offset and gain coefficients can be used to correct the data value sent to the DAC channel to accurately generate the desired output voltage. See the specification chapter for details regarding maximum calibrated error.

Data is corrected using a couple of formulas. Equation (1) expresses the ideal relationship between the value (Ideal_Count) written to the 16-bit DAC to achieve a specified voltage within the selected output range.

Equation (1):

\[
\text{Ideal\_Count} = \frac{\text{Count\_Span} \times \text{Desired\_Voltage}}{\text{Ideal\_Volt\_Span}}
\]

where,

- \( \text{Count\_Span} = 65,536 \) (a 16-bit converter has \( 2^{16} \) possible levels)
- \( \text{Ideal\_Volt\_Span} = 20 \text{ Volts} \) (for the bipolar -10 to +10 Volt range) = 10 Volts (for the bipolar ±5 or unipolar 0 to 10 volt ranges).

Using equation (1), one can determine the ideal count for any desired voltage within the range. For example, if it is desired to output a voltage of +5 Volts for the bipolar ±10 volt range, the Ideal_Count of 16,384 results. If this value is used to program the DAC output, the output value will approach +5 Volts to within the uncalibrated error. This will be acceptable for some applications.

For applications needing better accuracy, the software calibration coefficients should be used to correct the Ideal_Count into the Corrected_Count required to accurately produce the output voltage. This is illustrated in the next equation.

Equation (2):

\[
\text{Corrected\_Count} = \text{Ideal\_Count} \times \left[ 1 + \frac{\text{Gain\_Correction}}{4} \right] + \text{Offset\_Correction} + \text{Ideal\_Zero\_Count}
\]

where,

- \( \text{Gain\_Correction} = \text{Stored\_Gain\_Error} / (4 \times 65,536) \)
- \( \text{Offset\_Correction} = \text{Stored\_Offset\_Error} / 4 \)
- \( \text{Ideal\_Zero\_Count} = 0 \) for bipolar ±5 and ±10 volt ranges
- \(-32,768 \) for unipolar 0 to 10 volt range
- Ideal_Count is determined from equation (1) given above.

Stored_Gain_Error and Stored_Offset_Error are written at the factory and are obtained from memory on the IP235A or IP230A on a per channel basis. The Stored_Gain_Error and Stored_Offset_Error are stored in memory as two's complement numbers. Refer to the "Calibration Coefficient Access Register" section for details on how to read the coefficients from memory.

Using equation (2), you can determine the corrected count from the ideal count. For the previous example, equation (1) returned a result 16,384 for the Ideal_Count to produce an output of +5 Volts. Assuming that a gain error of -185 and an offset error of -43 are read from memory on the IP235A or IP230A for the desired channel, substitution into equation (2) yields:

\[
\text{Corrected\_Count} = 16,384 \times \left[ 1 + \frac{-185}{4 \times 65536} \right] - \frac{43}{4} = 16,361.6875
\]

If this value (rounded to 16,362) is used to program the DAC output, the output value will approach +5 Volts to within the calibrated error (see the specification chapter for details regarding maximum calibrated error).

Calibration Programming Example

Assume it is necessary to program channel 0 with an output of -2.5 Volts. Also assume the bipolar range centered around 0 Volts is -10 to +10 Volts.
The Single Conversion from DAC Register mode of operation, which is available on both the IP235A and IP230A modules, is used in this example.

1. Execute Write of 0100H to Control Register at Base Address + 00H.
   a) External, Software, and Internal Hardware timer generated triggers are all enabled.
   b) Single Conversion from DAC registers is enabled.

2. Read the calibration memory to retrieve channel 0’s unique offset coefficient. To obtain the 16-bit offset coefficient, two read accesses of the offset memory are required. To initiate a read of channel 0’s most significant byte of the offset coefficient, the Calibration Coefficient Access register must be written with data value 8000H at Base Address + 0AH. The offset coefficient can be read by polling the Calibration Coefficient Status register. When bit 0 of the Calibration Coefficient Status register is set to logic high, then the data on bits 15 to 8 contain the most significant byte of the offset coefficient.

To initiate a read of channel 0’s least significant byte of the offset coefficient, the Calibration Coefficient Access register must be written with data value 8100H at Base Address + 0AH. When bit 0 of the Calibration Coefficient Status register is set to logic high, then the data on bits 15 to 8 of this register contains the least significant byte of the offset coefficient.

3. Read the calibration memory to retrieve channel 0’s unique 16-bit gain coefficient. To obtain the 16-bit gain coefficient, two read accesses of the coefficient memory are required. To initiate a read of channel 0’s most significant byte of the gain coefficient, the Calibration Coefficient Access register must be written with data value 8200H at Base Address + 0AH. The gain coefficient can be read by polling the Calibration Coefficient Status register. When bit 0 of the Calibration Coefficient Status register is set to logic high, then the data on bits 15 to 8 contains the most significant byte of the gain coefficient.

To initiate a read of channel 0’s least significant byte of the gain coefficient, the Calibration Coefficient Access register must be written with data value 8300H at Base Address + 0AH. When bit 0 of the Calibration Coefficient Status register is set to logic high, then the data on bits 15 to 8 of this register contains the least significant byte of the gain coefficient.

4. Calculate the Ideal_Count required to provide an uncorrected output of the desired value (-2.5 Volts) by using equation (1).
   \[
   \text{Ideal\_Count} = \frac{[65,536 \times (-2.5)]}{20} = -8,192.0
   \]

5. Calculate the Corrected_Count required to provide an accurate output of the desired value (-2.5 Volts) by using equation (2).
   Assume the offset and gain coefficients are -43 and -185 respectively.
   \[
   \text{Corrected\_Count} = -8,192.0 - \left(\frac{1 + -185}{4 \times 65,536}\right) \times 43/4 = -8,196.9867. \text{ This value is rounded to } -8,197 \text{ and is equivalent to DFFB hex as a 2’s complement value.}
   \]

6. Execute Write of DFFB hex to the DAC Channel 0 Register at Base Address + 10H.

7. Execute Write 0001H to the Start Convert Bit at Base Address + 0EH. This starts the simultaneous transfer of the digital data in each DAC Channel register to its corresponding converter for analog conversions. This will drive channel 0’s analog output to -2.5 volts.

8. (OPTIONAL) Observe or monitor that the specific DAC channel (0) reflects the results of the digital data converted to an analog output voltage at the field connector.

   Error checking should be performed on the calculated count values to insure that calculated values below 0 or above 65535 decimal are restricted to those end points. Note that the software calibration cannot generate outputs near the endpoints of the range which are clipped off due to hardware limitations (i.e. the DAC).

### 4.0 THEORY OF OPERATION

This section contains information regarding the hardware of the IP235A and IP230A. A description of the basic functionality of the circuitry used on the board is also provided. Refer to the Block Diagram shown in Drawing 4501-621 as you review this material.

### FIELD ANALOG OUTPUTS

The field I/O interface to the carrier board is provided through connector P2 (refer to Table 2.3). Field I/O signals are NON-ISOLATED. This means that the field return and logic common have a direct electrical connection to each other. As such, care must be taken to avoid ground loops (see Section 2 for connection recommendations). Ignoring ground loops may cause operation errors, and with extreme abuse, possible circuit damage. Refer to Drawing 4501-620 for example wiring and grounding connections.

Jumpers on the board control the range selection for the DACs (-5 to +5, -10 to +10, and 0 to 10 Volts) as detailed in chapter 2. Jumper selection should be made prior to powering the unit. Channels may use different ranges.

### LOGIC/POWER INTERFACE

The logic interface to the carrier board is made through connector P1 (refer to Table 2.4). The P1 interface also provides +5V and ±12V power to the module. Note that the DMA control, INTREQ*, ERROR*, and STROBE* signals are not used.

A Field Programmable Gate-Array (FPGA) installed on the IP Module provides an interface to the carrier board per IP Module specification ANSI/VITA 4 1995. The interface to the carrier board allows complete control of all IP235A and IP230A functions.

### IP INTERFACE LOGIC

IP interface logic of the IP235A or IP230A is imbedded within the FPGA. This logic includes: address decoding, I/O and ID read/write control circuitry, and ID storage implementation.

Address decoding of the six IP address signals A(1:6) is implemented in the FPGA, in conjunction with the IP select signals, to identify access to the IP module’s ID or I/O space. In addition, the byte strobes BS0+ and BS1+ are decoded to identify low byte, high byte, or double byte data transfers.
The carrier to IP module interface implements access to both ID and I/O space via 16 or 8-bit data transfers. Read only access to ID space provides the identification for the individual module (as given in Table 3.1) per the IP specification. Read and write accesses to the I/O space provide a means to control the IP235A or IP230A.

Access to both ID and I/O spaces are implemented with one wait state read or write data transfers. There is one exception; however, read or write access to waveform memory via the Waveform Memory Data register requires four wait states.

CONTROL LOGIC

All logic to control data conversions is imbedded in the IP module’s FPGA. The control logic of the IP235A and IP230A is responsible for controlling the operation of a user specified mode of data conversions. Once the IP module has been configured, the control logic performs the following:

- Controls serial transfer of data from the FPGA to the individual DAC registers based on the selected mode of operation.
- Provides external or internal trigger control.
- Controls read and write access to calibration memory.
- Controls issue of interrupt requests to the carrier (IP235A only).

DATA TRANSFER FROM FPGA TO INDIVIDUAL DACs

A 16-bit serial shift register is implemented in the IP module’s FPGA for each of the supported channels. These serial shift registers are referred to as the individual DAC registers in the memory map. To control transfer of digital data to the individual converters, internal FPGA counters are used to synchronize the simultaneous transfer of serial shift register data to their corresponding converter.

The DACs can be updated with new digital values or left unchanged. The DACs are updated by first writing the individual DAC registers, resident in the FPGA. Then, upon issue of a trigger (software or external), the contents of the DAC registers are simultaneously transferred to the DACs.

In addition, the FPGA of an IP235A module contains control logic that can implement transfer of digital values from waveform memory to the individual converters. There are three modes by which digital data from waveform memory can be transferred to the converters. Using the first mode, single convert from memory, each channel is updated with a single value from waveform memory. In the second mode, cycle once through memory and stop, each of the channels can be updated with a sequence of 2048 digital values. After the last of the 2048 digital values has been converted the FPGA halts further conversions and, optionally, can issue an interrupt. The last mode of update implements the continuous DAC update operation. In this mode the FPGA controls a continuous sequencing through waveform memory.

INTERVAL TIMER (IP235A only)

The DAC update interval is controlled by an interval timer. This interval timer is a 24-bit counter implemented in the FPGA. The timer is implemented via two programmable counters (an 8-bit Timer Prescaler and a 16-bit Conversion Timer). The Timer Prescaler is clocked by the 8MHz. board clock. The output of the Timer Prescaler counter is then used to clock the second counter (Conversion Timer). In this way, the two counters are cascaded to provide variable time periods anywhere from 6.6μs to 2.0889 seconds. The output of this interval counter is used to trigger the start of new conversions. Triggers generated by the interval counter are also referenced as hardware timer generated triggers in chapter 3 of this manual.

EXTERNAL TRIGGER

The external trigger connection is made via pin 49 of the P2 Field I/O Connector. For all modes of operation, when external trigger input is enabled via bits 6 and 5 of the control register, the falling edge of the external trigger will start the simultaneous conversion of all channels. For External Trigger Only mode (bits 6 and 5 set to “01”), each falling edge of the external trigger causes a conversion at the DAC. Once the external trigger signal has been driven low, it should remain low for minimum of 250n seconds and a maximum of 6μs seconds, or additional unwanted conversions may be triggered.

INTERRUPT CONTROL LOGIC

The IP235A can be configured to generate an interrupt after completion of conversion of one cycle through waveform memory. IP interrupt signal INTREQ0* is issued to the carrier to request an interrupt. An 8-bit interrupt service routine vector is provided during an interrupt acknowledge cycle on data lines D0 to D7. The interrupt release mechanism employed is ROAK (Release On AcKnowledge). The IP235A will release the INTREQ0* signal during an interrupt acknowledge cycle from the carrier.

CALIBRATION MEMORY CONTROL LOGIC

The FPGAs of the IP235A and IP230A modules contain control logic that implements read and write access to calibration memory. The calibration memory (EEPROM) contains offset and gain coefficients for each of the ranges and channels. Calibration of the individual DACs is implemented via software to avoid the mechanical drawbacks of hardware potentiometers.

5.0 SERVICE AND REPAIR

SERVICE AND REPAIR ASSISTANCE

The IP235A and IP230A are shipped pre-calibrated by Acromag and may be returned at the discretion of the customer to measure the accuracy of the calibration at some defined period. Recalibration, if required, can be performed by the customer if the proper equipment is available to them and is otherwise offered through the Service Department at Acromag for a fee.

Surface-Mounted Technology (SMT) boards are generally difficult to repair. It is highly recommended that a non-functioning board be returned to Acromag for repair. The board can be easily damaged unless special SMT repair and service tools are used. Further, Acromag has automated test equipment that thoroughly checks the performance of each board. When a board is first produced and when any repair is made, it is tested, placed in a burn-in room at elevated temperature, and retested before shipment.

Please refer to Acromag’s Service Policy Bulletin or contact Acromag for complete details on how to obtain parts and repair.
6.0 SPECIFICATIONS

GENERAL SPECIFICATIONS

Operating Temperature.................Standard units are 0 to +70°C.
“E” suffixed units -40°C to +85°C

Note:
The extended temperature grade version of the DAC714 is no longer available from the manufacturer. Acromag has performed operational tests of sampled commercial grade components over the extended temperature range without failure. All DAC714s used on the -E version of the IP23x have been functionally tested by an independent third party laboratory for use in extended temperature applications, except for verification of analog output specifications.

Relative Humidity............................5-95% non-condensing.
Storage Temperature.......................-55°C to +125°C.

Physical Configuration....................Single Industrial I/O Pack Module.
Length........................................3.880 inches (98.5 mm).
Width..........................................1.780 inches (45.2 mm).
Board Thickness.........................0.062 inches (1.59 mm).
Max Component Height.................0.314 inches (7.97 mm).

Connectors:
P1 (IP Logic Interface)..............50-pin female receptacle header
(AMP 173279-3 or equivalent).
P2 (Field I/O)........................50-pin female receptacle header
(AMP 173279-3 or equivalent).

<table>
<thead>
<tr>
<th>Power Requirements</th>
<th>IP235A</th>
<th>IP230A</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-8/8E</td>
<td>-8/8E</td>
</tr>
<tr>
<td>5V (±5%)</td>
<td>70mA</td>
<td>22mA</td>
</tr>
<tr>
<td>Typical</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Max.</td>
<td>100mA</td>
<td>30mA</td>
</tr>
<tr>
<td>+12V (±5%)</td>
<td>130mA</td>
<td>125mA</td>
</tr>
<tr>
<td>Typical</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Max.</td>
<td>170mA</td>
<td>165mA</td>
</tr>
<tr>
<td>-12V (±5%)</td>
<td>160mA</td>
<td>160mA</td>
</tr>
<tr>
<td>Typical</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Max.</td>
<td>210mA</td>
<td>210mA</td>
</tr>
</tbody>
</table>

Non-Isolated.................Logic and field commons have a direct electrical connection.

Resistance to RFI¹..........................Designed to comply with IEC1000-4-3 Level 3 (10V/m, 27 to 500MHz) and European Standard EN50082-1 with error less than ±0.25% of FSR.

Resistance to EMI¹..........................Error is less than ±0.25% of FSR under the influence of EMI from switching solenoids, commutator motors, and drill motors.

ESD Protection...............Designed to comply with IEC1000-4-2 Level 1 (2KV direct contact discharge at input/output terminals) and European Standard EN50082-1.

EFT Protection...............Complies with IEC1000-4-4 Level 2 (0.5KV at input and output terminals) and European Standard EN50082-1.

Radiated Emissions...........Designed to comply with European Standard EN55022 for class B equipment with a shielded enclosure port.

Note:
1. Reference Test Conditions: All output ranges, Temperature 25°C, 100K conversions/second, using Acromag’s AVME9660 VMEbus IP carrier with a 1 meter shielded cable length connection to the field analog output signals unloaded.

ANALOG OUTPUTS

Output Channels (Field Access)...8 Single Ended IP235A-8 & IP230A-8

Note:
2. The actual outputs may fall short of the range endpoints due to hardware offset and gain errors. The software calibration corrects for these across the output range, but cannot extend the output beyond that achievable with the hardware.

Output Current.........................5mA to +5mA (Maximum); this corresponds to a minimum load resistance of 2KΩ with a 10V output.

DAC Data Format.........................Positive true binary two’s complement (BTC) input codes.

DAC Programming.........................Simultaneous; Input registers of multiple DAC’s are directly loaded or loaded from waveform memory (IP235A) with new data before simultaneously updating DAC outputs.

Resolution.........................16-bits.

Monotonicity.........................14-bits (IP235A or IP230A)
13-bits (IP235AE or IP230AE)

Linearity Error.........................±4 LSB (Maximum). @ 25°C
Differential Linearity Error............±4 LSB (Maximum). @ 25°C

Acromag’s Applications Engineers can provide further technical assistance if required. When needed, complete repair services are also available from Acromag.
### Maximum Overall Calibrated Error\(^3\) @ 25°C

<table>
<thead>
<tr>
<th>Max. Linearity Error LSB</th>
<th>Max. Offset Error LSB</th>
<th>Max. Gain Error LSB</th>
<th>Max. Total Error LSB (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>± 4</td>
<td>± 1</td>
<td>± 1</td>
<td>± 6 (0.0091)</td>
</tr>
</tbody>
</table>

**Note:**
3. Offset and gain calibration coefficients stored in the coefficient memory must be used to perform software calibration in order to achieve the specified accuracy. Specified accuracy does not include quantization error and are with outputs unloaded. Follow the output connection recommendations of Chapter 2, to keep a non-ideal grounds from degrading overall system accuracy.

The maximum uncalibrated error combining the linearity, offset and gain errors is ± 0.461%.

**DAC714P @ Tmin to Tmax:**
- Linearity Error is ± 0.011% maximum (i.e. ± 8 LSB).
- Bipolar Offset Error is ± 0.2% FSR (i.e. 20V SPAN) max.
- Gain Error is ± 0.25% maximum.

**Settling Time**
- 10uS to within 0.003% of FSR for a 20V step change (load of 5K\(\Omega\) in parallel with 500pF).

**Conversion Rate (per channel):**
- 150KHz Maximum, 100KHz recommended for specified accuracy.

**Maximum Throughput**
- 8 X conversion rate (IP23X-8/8E)
  - 8 X 150KHz=1.2MHz. maximum
  - 8 X 100KHz=0.8MHz spec accur.
  - 4 X conversion rate (IP23X-4/4E)
  - 4 X 150KHz=0.6MHz. maximum
  - 4 X 100KHz=0.4MHz spec accur.

**Output Noise**
- 120 nV/\(\sqrt{Hz}\) typical

**Output at Reset**
- Bipolar Zero Volts.
  - Unipolar 5 Volts (See Note 5)

**Board Warm-up Time**
- 10 minutes minimum

**Note:**
5. The reset function resets the DAC analog output and the FPGA’s internal DAC registers. Therefore, the DAC output will remain in their reset state after simultaneous DAC output updates until the DAC registers are overwritten with new data.

**External Trigger Input/Output**

As An Input:
- Must be an active low 5 volt logic TTL compatible, debounced signal referenced to digital common.
- Conversions are triggered within 6.4u seconds of the falling edge.
- Minimum pulse width 250n sec.
- Maximum pulse width 6u seconds, otherwise, an additional trigger is produced.

As An Output:
- Active low 5 volt logic TTL compatible output is generated.
- The trigger pulse is low for 125n seconds, typical. A maximum of 4 loads are allowed.

**INDUSTRIAL I/O PACK COMPLIANCE**

**Specification**
- This module meets or exceeds all written Industrial I/O Pack specifications per ANSI/VITA 4 1995, for Type 1 Modules.

**Electrical/Mechanical Interface**
- Single-Size IP Module.

**IP Data Transfer Cycle Types Supported:**
- Input/Output (IOSel\(^*\)).............D16 or D08 read/write of data.
- ID Read (IDSel\(^*\))..................32 x 8 ID space read on D0..D7. as D16 or D08.
- Interrupt Select (INTSel\(^*\))...8-bits (D08)

**Access Times (8MHz Clock):**
- ID Space Read.............1 wait state (375ns cycle).
- I/O Space Read..............1 wait state (375ns cycle).
- Waveform Memory...........4 wait states typical (750ns cycle)
- I/O Space Write.............1 wait state (375ns cycle).
  - 0 wait states (250ns cycle)

**Interrupt**
- Vectored interrupt on end of single cycle through waveform memory.

**Output Impedence**
- 0.1\(\Omega\) Typical at 25°C

**Short Circuit Protection**
- Indefinite at 25°C.

**Waveform Memory**
- 2048 samples per channel

**Interrupt**
- Vectored interrupt on end of single cycle through waveform memory.
APPENDIX

CABLE: MODEL 5025-551-x (Shielded)
Type: Flat Ribbon Cable, 50-wires (female connectors at both ends). The '-x' suffix designates the length in feet (12 feet maximum). Choose shielded cable according to model number. The shielded cable is highly recommended for optimum performance with IP235A and IP230A analog output modules.
Application: Used to connect a Model 5025-552 termination panel to the AVME9630/9660 or APC8610 non-intelligent carrier board connectors (both have 50-pin connectors).
Length: Last field of part number designates length in feet (user-specified, 12 feet maximum). It is recommended that this length be kept to a minimum to reduce noise and power loss.
Cable: 50-wire flat ribbon cable, 28 gage. Shielded cable model uses Acromag Part 2002-261 (3M Type 3476/50 or equivalent).
Headers (Both Ends): 50-pin female header with strain relief.
Header - Acromag Part 1004-512 (3M Type 3425-6600 or equivalent).
Strain Relief - Acromag Part 1004-534 (3M Type 3448-3050 or equivalent).
Keying: Headers at both ends have polarizing key to prevent improper installation.
Schematic and Physical Attributes: See Drawing 4501-463.
Shipping Weight: 1.0 pound (0.5Kg) packaged.

TERMINATION PANEL: MODEL 5025-552
Type: Termination Panel For AVME9630/9660 or APC8610 Boards
Application: To connect field I/O signals to the Industrial I/O Pack (IP).
Termination Panel: Acromag Part 4001-040 (Phoenix Contact Type FLKM 50).
The 5025-552 termination panel facilitates the connection of up to 50 field I/O signals and connects to the AVME9630/9660 3U/6U or APC8610 non-intelligent carrier boards (A-D connectors only) via a flat ribbon cable (Model 5025-551-x). The A-D connectors on the carrier board connect the field I/O signals to the P2 connector on each of the Industrial I/O Pack modules. Field signals are accessed via screw terminal strips. The terminal strip markings on the termination panel correspond to P2 (pins 1-50) on the Industrial I/O Pack (IP). Each Industrial I/O Pack (IP) has its own unique P2 pin assignments. Refer to the IP module manual for correct wiring connections to the termination panel.
Schematic and Physical Attributes: See Drawing 4501-464.
Field Wiring: 50-position terminal blocks with screw clamps. Wire range 12 to 26 AWG.
Connections to AVME9630/9660 or APC8610: P1, 50-pin male header with strain relief ejectors. Use Acromag 5025-551-x cable to connect panel to VME board. Keep cable as short as possible to reduce noise and power loss.
Mounting: Termination panel is snapped on the DIN mounting rail.
Printed Circuit Board: Military grade FR-4 epoxy glass circuit board, 0.063 inches thick.
Operating Temperature: -40°C to +100°C.
Storage Temperature: -55°C to +105°C.
Shipping Weight: 1.25 pounds (0.6Kg) packaged.

TRANSITION MODULE: MODEL TRANS-GP
Type: Transition module for AVME9630/9660 boards.
Application: To repeat field I/O signals of IP modules A through D for rear exit from VME card cages. This module is available for use in card cages which provide rear exit for I/O connections via transition modules (transition modules can only be used in card cages specifically designed for them). It is a double-height (6U), single-slot module with front panel hardware adhering to the VMEbus mechanical dimensions, except for shorter printed circuit board depth. Connects to Acromag termination panel 5025-552 from the rear of the card cage, and to AVME9630/9660 boards within card cage, via flat 50-pin ribbon cable (cable Model 5025-551-X).
Schematic and Physical Attributes: See Drawing 4501-465.
Field Wiring: 100-pin header (male) connectors (3M 3433-D303 or equivalent) employing long ejector latches and 30 micron gold in the mating area (per MIL-G-45204, Type II, Grade C). Connects to Acromag termination panel 5025-552 from the rear of the card cage via flat 50-pin ribbon cable (cable Model 5025-551-X).
Connections to AVME9630/9660: 50-pin header (male) connectors (3M 3433-1302 or equivalent) employing long ejector latches and 30 micron gold in the mating area (per MIL-G-45204, Type II, Grade C). Connects to AVME9630/9660 boards within the card cage via flat 50-pin ribbon cable (cable Model 5025-551-X).
Mounting: Transition module is inserted into a 6U-size, single-width slot at the rear of the VMEbus card cage.
Printed Circuit Board: Six-layer, military-grade FR-4 epoxy glass circuit board, 0.063 inches thick.
Operating Temperature: -40°C to +85°C.
Storage Temperature: -55°C to +105°C.
Shipping Weight: 1.25 pounds (0.6Kg) packaged.
ASSEMBLY PROCEDURE:

1. THREADED SPACERS ARE PROVIDED FOR USE WITH AVME 9630/9660 CARRIER BOARDS (SHOWN). CHECK YOUR CARRIER BOARD TO DETERMINE ITS REQUIREMENTS. MOUNTING HARDWARE PROVIDED MAY NOT BE COMPATIBLE WITH ALL TYPES OF CARRIER BOARDS.

2. INSERT FLAT HEAD SCREWS (ITEM A) THROUGH SOLDER SIDE OF IP MODULE AND INTO HEX SPACERS (ITEM B) AND TIGHTEN (4 PLACES) UNTIL HEX SPACER IS COMPLETELY SEATED. THE RECOMMENDED TORQUE IS 0.226 NEWTON METER OR 2 INCH POUNDS. OVER TIGHTENING MAY DAMAGE CIRCUIT BOARD.

3. CAREFULLY ALIGN IP MODULE TO CARRIER BOARD AND PRESS TOGETHER UNTIL CONNECTORS AND SPACERS ARE SEATED.

4. INSERT PAN HEAD SCREWS (ITEM C) THROUGH SOLDER SIDE OF CARRIER BOARD AND INTO HEX SPACERS (ITEM B) AND TIGHTEN (4 PLACES). THE RECOMMENDED TORQUE IS 0.226 NEWTON METER OR 2 INCH POUNDS. OVER TIGHTENING MAY DAMAGE CIRCUIT BOARD.
### Analog Output Range Selection (Jumper Settings)

<table>
<thead>
<tr>
<th>Desired ADC Output Range (VOC)</th>
<th>Output Span (Volts)</th>
<th>Output Type</th>
<th>J1 to J5 PINS (1 &amp; 2)</th>
<th>J1 to J8 PINS (3 &amp; 4)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-5 to +5</td>
<td>10</td>
<td>Bipolar</td>
<td>ON</td>
<td>ON</td>
</tr>
<tr>
<td>+10 to +18</td>
<td>20</td>
<td>Bipolar</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td>0 to +10</td>
<td>10</td>
<td>Unipolar</td>
<td>OFF</td>
<td>ON</td>
</tr>
</tbody>
</table>

- Jumper blocks not present on the IP235-4 and IP230-4 models.

---

**NOTE:** Dashed lines inside jumper blocks represent installed jumpers.

---

**IP235 & IP230 Jumper Locations**

---

**-** The board is shipped with the default jumper setting for the -10 to +18 volt DAC output range as shown in the above diagram.

---

**4501-619A**
NOTES:
1. SHIELDED CABLE IS RECOMMENDED FOR LOWEST NOISE. SHIELD IS CONNECTED TO GROUND REFERENCE AT ONLY ONE END TO PROVIDE SHIELDING WITHOUT GROUND LOOPS.
2. ALL 8 CHANNELS ARE REFERENCED TO ANALOG COMMON AT THE IP235 OR IP230. TO AVOID GROUND LOOPS, DO NOT CONNECT GROUNDED CHANNELS TO THE NEGATIVE SIDE OF THE OUTPUT.
3. DLL < V0. DUE TO VOLTAGE DROPS ACROSS THE LOAD RESISTANCE OF THE WIRING, IT IS RECOMMENDED THAT A HIGH RESISTANCE LOAD WITH A SHORT WIRE RUN BE CONNECTED AT THE OUTPUT TO REDUCE THE EFFECTS OF LEAD AND SOURCE RESISTANCE VOLTAGE DROPS IN THE WIRE.
4. CHANNELS 4-7 ARE ONLY AVAILABLE ON 8-CHANNEL MODELS.
NOTE: All analog output channels are referenced to analog ground. To avoid ground loops do not connect grounded loads to the negative side of the output.

* These functions are only available in the IP235 module.

** Channels 4-7 are only available on 8-channel models.