APZU-EDK: Engineering Design Kit
Please sign in or register to see model options and to add products to your cart.
Product short description:
Acromag’s Engineering Design Kit (EDK) provides an FPGA generated firmware example design that provides host access to the hardware digital I/O on the APZU module. The example is implemented using the Xilinx Vivado® development environment and offers a starting point from which customers can develop their customized applications.
- CD containing
- schematics
- parts list
- part location drawing
- example Vivado and Vitis project files
- other utility files.
- One kit required
Acromag’s Engineering Design Kit (EDK) provides an FPGA generated firmware example design that provides host access to the hardware digital I/O on the APZU module. The example is implemented using the Xilinx Vivado® development environment and offers a starting point from which customers can develop their customized applications.
CD containing
- schematics
- parts list
- part location drawing
- example Vivado and Vitis project files
- other utility files.
One kit required
-
APZU: User-Configurable Zynq® UltraScale+ MPSoC I/O Modules
- Xilinx® Zynq UltraScale+ MPSoC
- ARM Cortex™ A53 & R5 CPUs
- Programmable logic
- PCIe Bus Interface
$1,995 – $3,380Select options
Additional information
Weight | 16 oz |
---|---|
Dimensions | 5 × 5 × 1 in |
Part Number | APZU-EDK: Engineering design kit |
-
Description
Acromag’s Engineering Design Kit (EDK) provides an FPGA generated firmware example design that provides host access to the hardware digital I/O on the APZU module. The example is implemented using the Xilinx Vivado® development environment and offers a starting point from which customers can develop their customized applications.
CD containing
- schematics
- parts list
- part location drawing
- example Vivado and Vitis project files
- other utility files.
One kit required
-
Features & Benefits
-
Accessories
-
APZU: User-Configurable Zynq® UltraScale+ MPSoC I/O Modules
- Xilinx® Zynq UltraScale+ MPSoC
- ARM Cortex™ A53 & R5 CPUs
- Programmable logic
- PCIe Bus Interface
$1,995 – $3,380Select options
-
-
Additional information
Additional information
Weight 16 oz Dimensions 5 × 5 × 1 in Part Number APZU-EDK: Engineering design kit
Please login to submit this form.