Click to zoom

Please sign in or register to see model options and to add products to your cart.

Product short description:
  • Four AcroPack or mini-PCIe mezzanine module slots
  • Non-Intelligent carrier card
  • PCIe x4 interface

This board interfaces four AcroPack mezzanine modules to a PCI Express bus on a PC-based computer system.

This board interfaces four AcroPack mezzanine modules to a PCI Express bus on a PC-based computer system. It is designed to provide isolation between the AcroPack field I/O signals and the host when used with an isolated AcroPack module.

Four AcroPack module slots give you the freedom to mix a variety of I/O functions (A/D, D/A, digital in, digital out, serial I/O, FPGA, etc.) on a single board. Or, combine modules of the same type for almost two hundred channels on a single card. Either way, the APCe7040 saves your precious card slots and reduces your costs.

Select I/O modules from Acromag’s offering or use most third-party mPCIe compliant modules.

The AcroPack® product line updates our popular Industry Pack I/O modules with a PCIe interface format. This tech-refresh design offers a compact size, low-cost I/O, the same functionality and memory map of the existing Industry Pack modules.

Performance Specifications

PCI Express Bus Compliance

This device meets or exceeds all written PCI Express specifications per revision 2.1.
Includes a PCIe Gen 2 switch to expand the single host PCIe port to four ports, one to each device (AcroPack or mini-PCIe).
The host port consists of four PCIe lanes, each of the mini-PCIe sites have one lane each.

I/O Interface

Front I/O

Connector: Four 68-pin CHAMP cable connections. Pin assignments are defined by the installed AcroPack module.

The field side connector of the AcroPack I/O module mates to a Samtec SS5-50-3.00-L-D-K-TR socket connector P2 on the carrier board. Gold plating in the connection area, M2.5 screws and spacers provide excellent connection integrity and stability for harsh environments.

Ease of Use

A unique carrier and site number can be set for each AcroPack site by a DIP switch. This provides the capability to distinguish a particular AcroPack module from others when multiple instances of the same module are used in a system.

A standard 14-pin Xilinx JTAG programming header is provided for programming and debugging the FPGA on some AcroPack modules. The JTAG ports of the four AcroPack modules are daisy-chained.

Physical

Physical Configuration

PCIe x4 lane.
Length: 12.283 inches (312.0 mm).
Height: 4.375 inches (111.12 mm).

Environmental

Operating temperature: -40 to 85°C.
Storage temperature: -55 to 125°C.
Relative humidity: 5 to 95% non-condensing.

Power

3.3 Volts (±10%): 0.383mA typical.
12 Volts (±5%): 0.175mA Typical.

The APCe7040E-LF has four DC/DC converters to provide the power supply voltages to the AcroPack modules that are not present at the host interface. The 1.5 Volt supply is sourced from the 3.3 Volt host power. The 5 Volt, 3.3 Volt and -12 Volt supply is sourced from 12 Volt host power.

  • Four AcroPack or mini-PCIe module slot
  • PCI Express 2.1 compliant
  • Plug-and-play carrier configuration and interrupt support
  • Fused 1.5V, 3.3V, 5V, 12V, and -12V DC power is provided. A fuse is present on each supply line serving each AcroPack module.
  • Front panel 68-pin VHDC1 CHAMP 0.8 connectors for field I/O signals
  • Optional isolated power supplies. Support for AcroPacks requiring ±12 Volt isolated power
  • Extended temperature range
  • DIP switch card identification
  • Standard 14-pin Xilinx JTAG programming header
  • Software development tools for VxWorks, Linux, and Windows environments
What is FPGA Zynq UltraScale+ with MPSoC? - 8401065 (Log in to view the file)
APZU FPGA-based digital I/O modules provide programmable Xilinx® Zynq UltraScale+ MPSoC This paper is a brief overview of some of Acromag’s APZU FPGA Zynq® UltraScale+™ with MPSoC products, as well as the features of AcroPack Zinq UltraScale+, the carrier boards that host AcroPack mezzanine modules. We’ll highlight some of the development tools, the engineering design kit, and...
What are FPGAs and FPGA Applications? | Webcast
FPGAs and Their Use in the Embedded Space What are FPGAs and FPGA Applications in the Embedded Space? Topics in this webcast include: What FPGAs Are Best-suited Applications Coding Methods Processing Types This video is part one of a three-part series in collaboration with Vic Myers Associates discussing the use of FPGAs and their applications.  ...
How to Use Vivado for FPGA Modifications | Webcast
FPGA Design Modifications Using Vivado & Acromag Tools How to Use Vivado for FPGA Modifications. Topics in this webcast include: Vivado 2019.2 Acromag Example Design Compile Project Produce new MCS file This video is part two of a three-part series in collaboration with Vic Myers Associates discussing the use of FPGAs and their applications.  ...
What is FPGA Zync UltraScale+? | Webcast
These FPGA modules provide a programmable Xilinx Zynq® UltraScale+™ MPSoC What is FPGA Zync UltraScale+? Acromag’s APZU series modules provide a programmable Xilinx Zynq® UltraScale+™ multiprocessor system on a chip (MPSoC). This MPSoC combines a feature-rich ARM-based processing system and programmable logic in a single device. The AcroPack® APZU Mini PCIe FPGA Series is the...
How do FPGA Modules Drive Real-Time Applications? - 8400530
FPGA Modules with an Integrated Processor Drive Real-Time Applications Engineers developing DSP and high speed logic applications are now well-aware that FPGA modules can help them create an integrated, sophisticated solution. The availability of commercial off-the-shelf (COTS) FPGA boards can make these solutions viable and do so in reduced development times. Today, with systems architected...
Migrating from VME to VPX or PCIe: Top 6 Considerations | Webcast
In this webcast several important topics are covered for migrating from VME to VPX or PCIe. This includes the advantages and disadvantages of VME architecture, six key considerations, and an overview of migration to PCIe or VPX (advantages, disadvantages, complexity, performance and cost).   More Resources: What is FPGA Zynq UltraScale+ with MPSoC? | Technology...
APSW-API-LNX (Log in to download the file)
  • Compare

    Embedded Cables

    • Communication Signal Cables
    • Wide assortment of ribbon cables
    Select options
  • Compare

    APSW-API: I/O Function Routines for VxWorks, Windows, Linux

    • Programming interface with function routines for AcroPack modules/carriers.
    • Customizable for other operating systems.
    Select options
  • Compare

    Termination Products

    • DIN rail-mount panels
    • 50 screw terminals on 50-pin connector termination panels
    • 50 screw terminals on SCSI-2 connector termination panels
    • 68 screw terminals on SCSI-3 connector termination panels
    Select options

Additional information

Weight N/A
Dimensions N/A
Part Number

APCe7040E-LF: holds 4 AcroPack boards

Product Series

AcroPack Series

  • Description

    This board interfaces four AcroPack mezzanine modules to a PCI Express bus on a PC-based computer system. It is designed to provide isolation between the AcroPack field I/O signals and the host when used with an isolated AcroPack module.

    Four AcroPack module slots give you the freedom to mix a variety of I/O functions (A/D, D/A, digital in, digital out, serial I/O, FPGA, etc.) on a single board. Or, combine modules of the same type for almost two hundred channels on a single card. Either way, the APCe7040 saves your precious card slots and reduces your costs.

    Select I/O modules from Acromag’s offering or use most third-party mPCIe compliant modules.

    The AcroPack® product line updates our popular Industry Pack I/O modules with a PCIe interface format. This tech-refresh design offers a compact size, low-cost I/O, the same functionality and memory map of the existing Industry Pack modules.

    Performance Specifications

    PCI Express Bus Compliance

    This device meets or exceeds all written PCI Express specifications per revision 2.1.
    Includes a PCIe Gen 2 switch to expand the single host PCIe port to four ports, one to each device (AcroPack or mini-PCIe).
    The host port consists of four PCIe lanes, each of the mini-PCIe sites have one lane each.

    I/O Interface

    Front I/O

    Connector: Four 68-pin CHAMP cable connections. Pin assignments are defined by the installed AcroPack module.

    The field side connector of the AcroPack I/O module mates to a Samtec SS5-50-3.00-L-D-K-TR socket connector P2 on the carrier board. Gold plating in the connection area, M2.5 screws and spacers provide excellent connection integrity and stability for harsh environments.

    Ease of Use

    A unique carrier and site number can be set for each AcroPack site by a DIP switch. This provides the capability to distinguish a particular AcroPack module from others when multiple instances of the same module are used in a system.

    A standard 14-pin Xilinx JTAG programming header is provided for programming and debugging the FPGA on some AcroPack modules. The JTAG ports of the four AcroPack modules are daisy-chained.

    Physical

    Physical Configuration

    PCIe x4 lane.
    Length: 12.283 inches (312.0 mm).
    Height: 4.375 inches (111.12 mm).

    Environmental

    Operating temperature: -40 to 85°C.
    Storage temperature: -55 to 125°C.
    Relative humidity: 5 to 95% non-condensing.

    Power

    3.3 Volts (±10%): 0.383mA typical.
    12 Volts (±5%): 0.175mA Typical.

    The APCe7040E-LF has four DC/DC converters to provide the power supply voltages to the AcroPack modules that are not present at the host interface. The 1.5 Volt supply is sourced from the 3.3 Volt host power. The 5 Volt, 3.3 Volt and -12 Volt supply is sourced from 12 Volt host power.

  • Features & Benefits

    • Four AcroPack or mini-PCIe module slot
    • PCI Express 2.1 compliant
    • Plug-and-play carrier configuration and interrupt support
    • Fused 1.5V, 3.3V, 5V, 12V, and -12V DC power is provided. A fuse is present on each supply line serving each AcroPack module.
    • Front panel 68-pin VHDC1 CHAMP 0.8 connectors for field I/O signals
    • Optional isolated power supplies. Support for AcroPacks requiring ±12 Volt isolated power
    • Extended temperature range
    • DIP switch card identification
    • Standard 14-pin Xilinx JTAG programming header
    • Software development tools for VxWorks, Linux, and Windows environments
  • Tech Papers

    What is FPGA Zynq UltraScale+ with MPSoC? - 8401065 (Log in to view the file)
    APZU FPGA-based digital I/O modules provide programmable Xilinx® Zynq UltraScale+ MPSoC This paper is a brief overview of some of Acromag’s APZU FPGA Zynq® UltraScale+™ with MPSoC products, as well as the features of AcroPack Zinq UltraScale+, the carrier boards that host AcroPack mezzanine modules. We’ll highlight some of the development tools, the engineering design kit, and...
    What are FPGAs and FPGA Applications? | Webcast
    FPGAs and Their Use in the Embedded Space What are FPGAs and FPGA Applications in the Embedded Space? Topics in this webcast include: What FPGAs Are Best-suited Applications Coding Methods Processing Types This video is part one of a three-part series in collaboration with Vic Myers Associates discussing the use of FPGAs and their applications.  ...
    How to Use Vivado for FPGA Modifications | Webcast
    FPGA Design Modifications Using Vivado & Acromag Tools How to Use Vivado for FPGA Modifications. Topics in this webcast include: Vivado 2019.2 Acromag Example Design Compile Project Produce new MCS file This video is part two of a three-part series in collaboration with Vic Myers Associates discussing the use of FPGAs and their applications.  ...
    What is FPGA Zync UltraScale+? | Webcast
    These FPGA modules provide a programmable Xilinx Zynq® UltraScale+™ MPSoC What is FPGA Zync UltraScale+? Acromag’s APZU series modules provide a programmable Xilinx Zynq® UltraScale+™ multiprocessor system on a chip (MPSoC). This MPSoC combines a feature-rich ARM-based processing system and programmable logic in a single device. The AcroPack® APZU Mini PCIe FPGA Series is the...
    How do FPGA Modules Drive Real-Time Applications? - 8400530
    FPGA Modules with an Integrated Processor Drive Real-Time Applications Engineers developing DSP and high speed logic applications are now well-aware that FPGA modules can help them create an integrated, sophisticated solution. The availability of commercial off-the-shelf (COTS) FPGA boards can make these solutions viable and do so in reduced development times. Today, with systems architected...
    Migrating from VME to VPX or PCIe: Top 6 Considerations | Webcast
    In this webcast several important topics are covered for migrating from VME to VPX or PCIe. This includes the advantages and disadvantages of VME architecture, six key considerations, and an overview of migration to PCIe or VPX (advantages, disadvantages, complexity, performance and cost).   More Resources: What is FPGA Zynq UltraScale+ with MPSoC? | Technology...
  • Specs & Data Sheets

  • Software

    APSW-API-LNX (Log in to download the file)
  • Accessories

    • Compare

      Embedded Cables

      • Communication Signal Cables
      • Wide assortment of ribbon cables
      Select options
    • Compare

      APSW-API: I/O Function Routines for VxWorks, Windows, Linux

      • Programming interface with function routines for AcroPack modules/carriers.
      • Customizable for other operating systems.
      Select options
    • Compare

      Termination Products

      • DIN rail-mount panels
      • 50 screw terminals on 50-pin connector termination panels
      • 50 screw terminals on SCSI-2 connector termination panels
      • 68 screw terminals on SCSI-3 connector termination panels
      Select options
  • Additional information

    Additional information

    Weight N/A
    Dimensions N/A
    Part Number

    APCe7040E-LF: holds 4 AcroPack boards

    Product Series

    AcroPack Series