Get the Timing Right in Critical FPGA Applications