To download the full newsletter in a printable format please click on the title above.
Acromag is excited to announce our new Virtex-6 FPGA module this month. These XMC modules feature a powerful FPGA that is closely linked to numerous I/O channels and high-speed serial interfaces. We also spotlight a special newsletter we sponsored with Tech Briefs media on high-performance computing applications.
For more information, call our sales engineers at 248-295-0310 to discuss your application or request a quote.
New XMC Module links Configurable Virtex-6 FPGA to High-Speed PCIe, SRIO, and Gigabit Ethernet Interface
The new XMC-6VLX modules are designed for applications requiring a powerful co-processor tightly integrated with Gigabit Ethernet communication or other high-speed serial interfaces.
Acromag's new XMC-6VLX mezzanine modules feature a configurable Xilinx® Virtex™-6 FPGA enhanced with multiple high-speed memory buffers, I/O, and numerous high-bandwidth serial interfaces. The FPGA provides rapid processing and is closely coupled to the serial interconnects to prevent data transfer bottlenecks. 10-Gigabit Ethernet, PCI Express, Serial RapidIO, and Xilinx Aurora implementations are supported. Optional front-panel I/O adds dual SFP ports for Fibre Channel or copper Gigabit Ethernet and a VHDCR connector for expanded I/O signal access. Typical uses include simulation, communications, signal intelligence, and image processing. Available in a variety of configurations, models start at $8250 with upgradeable logic, I/O, and operating temperature capabilities.
Tech-Briefs Special Edition Newsletter on High-Performance Computing Applications
This month we partnered with Tech Briefs media to sponsor a special edition of their INSIDER newsletter. The issue featured a number of articles on advanced computing solutions.
• Remotely Powered Reconfigurable Receiver for Extreme Environment Sensing Platforms
• Comparing Subpixel Phase Correlation Methods for Image Registration
• Goldstone Solar System Radar Waveform Generator
• Using High-Level Language to Implement Floating-Point