News

Company News

Video: APZU Series AcroPack Mini PCIe FPGA I/O Modules with Zynq® UltraScale+™ MPSoC for I/O Processing and Programmable Logic

The AcroPack® APZU mini PCIe FPGA series is the smallest, most economical platform to host a Zynq MPSoC FPGA computing device. Designers can increase overall system performance by leveraging the tightly coupled CPU and FPGA computing engines for different signal processing tasks in a very small and cost-effective form factor. Get more information on Acromag’s APZU Series here.

Signal Conditioning & Network I/O,Signal Conditioning Blog

I/O design with minimal height restrictions? We have the answer

I/O design changes require machine builder to go low on the I/O limbo. By Mike, Acromag Inside Technical Sales Representative A custom machine building company came to me regarding an I/O design change dilemma. They needed to add two thermocouple input to 4-20mA output channels to their already stuffed controls box; and had minimal height for I/O. Our standard DIN rail…

Embedded I/O & Processing Solutions,New Products

Acromag Releases the Smallest Mezzanine Module with the Power of a Zynq® UltraScale+™ MPSoC for I/O Processing and Programmable Logic

This new AcroPack® module combines multi-core ARM processors, FPGA capabilities and I/O interfaces on a rugged, high-density platform for embedded computing applications Wixom, MI:  Acromag’s new APZU series expands their offering of mini PCIe-based AcroPack modules with a programmable I/O solution featuring the Xilinx® Zynq UltraScale+ multiprocessor system-on-a-chip (MPSoC). Three models are available offering a…

Signal Conditioning & Network I/O

How to Monitor Pump Performance with a Panel PC, HMI & Ethernet I/O – Video App Note

This AcroMaggie video application note will describe the benefits and steps involved to monitor pump performance with a panel PC, HMI and Ethernet I/O. Featured Products: XT1211-000: Ethernet I/O Module, 8-Channel Differential Analog Current Input TT339-0700: Transmitter, Frequency/Pulse/PWM Input, 12-32V DC Loop/Local Power Click here to get the full application note PDF.

Signal Conditioning & Network I/O,Signal Conditioning Blog

Expansion Solution: Dual-channel Transmitter for Environmental Test Lab at Automotive Supplier

By Mike, Inside Technical Sales Representative Expansion Solution: DT333 Dual-channel Transmitter An environmental test lab at a major automotive supplier needed a thermocouple input transmitter that would allow for channel expansion and double as a pressure sensor input transmitter. Acromag DT333-0700 TC/mV input, dual-channel signal converter transmitter filled the needs and then some.DT333-0700 is easily configured and calibrated for most all TC input types…

Signal Conditioning & Network I/O,Signal Conditioning Blog

New Hazardous Location Approvals

The DT200 and DT300 Series dual-channel programmable transmitters have improved performance passing hazardous location approvals. These transmitters are CE compliant, UL/cUL Class 1 Div 2, ATEX/IECEx Zone 2 approvals. The TT351 load cell and strain gauge signal conditioner is also approved for hazardous locations, high noise immunity, and a -40 to 70° operating range make…

Signal Conditioning Blog

Potentiometer Input Signal Splitter

By Mike, Inside Technical Sales – Customer called needing a potentiometer input signal splitter I/O Brief ~ Customer called needing a potentiometer input signal splitter with dual 0-10V DC outputs. Acromag DT335-0700 to the rescue! DT335-0700 is a versatile RTD/Resistance input dual-channel transmitter/splitter easily configured and calibrated with our free PC Windows software or our…

Embedded I/O & Processing Solutions

How to Use Vivado for FPGA Modifications Webcast Replay

Learn about FPGA Design Modification. This webcast replay presents a walk-through and look at the Vivado & Acromag tools for the project.  Topics covered: XMC 7A/K Block Diagram. XMC-7A200 Design Mod. Vivado 2019.2. Acromag Example Design. Compile Project. Produce new MCS file. This is part two of a three-part series discussing FPGAs and how to…